# Embedded Classifiers for Energy Constrained IoT Network Security

Jennifer Hasler Georgia Institute of Technology



### Physical Computing Enable Small Sensor Nodes



### Physical / Analog / Mixed-Signal Computing is Here!



## Why Analog (Physical Based) Processing?

Mead Hypothesis (1990): Analog x1000 efficiency improvement



- Analog (VMM): ~100 fJ / MAC (10MMAC/ $\mu$ W) @ yield
- Other Analog SP similar:

Freq Decomp / Analog FT VMM, GMM Classifiers Adaptive Filters

## Physical Computing Unifies Approaches

#### **Analog Computing**



#### Neuromorphic Computing



#### Quantum Computing







# Physical Computing → Increased Computational Efficiency



## Why Analog (Physical Based) Processing?







## SoC FPAA Components





# FPAA Infrastructure

- FG Programming looks like controlled download to µP device → Straightforward to program a device (code in Scilab, Python, Java, ....)
- USB powered and controlled → interfaces like a digital system



# Scilab FPAA Synthesis & Modeling Tool

2 Maria	MILLAN DISCONTRACTOR	classym [Running] - Oracle VM VirtualBox	- 0 1
Scilab	View Devices Help		📟 en 🐹 📼 👣 🐠 🗜 ubuntu 🛟
	File Edit Control Applications ?	oolboxes	
0	26 ×00 > a 6		
	File Browser 🤋 🖗	Scilab 5.4.1 Console	T T X Variable Browser T T X
STORE .	🗧 💿 Rasp Design	Image: Book of the second s	😋 🚭 🎯 Graphic window number 2
	Examples Update Docs Utilities C	<b>Jis</b> Elle Edit <u>V</u> lew, Simulation Format, Tools <u>2</u>	<u>File Tools Edit ?</u>
	On chip DAC to ADC		
	IO Pins LPF	hn_onchip (/home/ubuntu/RASP_Workspace/demo_examples/hhn_onchip/hhn_onchip.xcos) - X@	Graphic window number 2
>	L1 Simulation C4		
	L2 Simulations C4-detecto	Souther the standard and a standard and a Standard and a standard and a stand A standard and a stand A standard and a standard and and a standard and a standard and and a standard and a stand A standard and a stan	1.8
	<ul> <li>WIA</li> <li>HHoseuroop</li> </ul>		1.75 -
	New Design		
-		Voltage	165-
	Choose Design Send Email	DC Voltage	155- ×
	Open Design Load Remote D	DC	15-
		Voltage	2.45-
	Compile Design Choose Netlis	🚰 San Ban Ban Ban Ban Ban Ban Ban Ban Ban B	1.4 -
			135-
	Program Design Program Netlis		125
		an the test test test test test test test	
	View Routing Choose Switch	s	115-
			1.1 0 100 200 300 400 500 600 700 800 900 1000
	Reset Com Program Switch		

- Encapsulated in Ubuntu 12.04 VM
- Library of Components (low to high level)
- Measurement transistor channel model of HH neuron

### Tool: Measurement and Simulation (LPF)





### Single-Transistor Learning Synapse

Floating-Gate Circuits: Nonvolilative storage, computation, programmable, adaptable



### SoC FPAA Classifiers: VMM + WTA for Speech



# Compiled VMM+WTA Classifier

Two-Layer Neural Network (NN) Classifier





Minsksy 1967: XOR classification requires more than one layer

NN was silenced for 15 years Could solve in **two** layers



Analog, n-WTA single layer block can be a universal approximator [Maass, et. al, 2000, Ramakrishnan, et. al, 2013]

FG devices used to eliminate mismatch



 $\hat{Z}$ 

**WTA** 

# SoC FPAA devices → Rethinking Circuits Education



Enables possible for student projects moving techniques outside of circuits,



Certain similarities for extracting circuit knowledge. Some important differences:

- we have the circuit netlist (sometimes)
- we have the expected inputs and outputs (sometimes)
- one might have some indication of the proper function of the IC

### Black Box Exams to Explore IC Verification

BB1	BB2	BB3	BB4	BB5	BB6	<b>_</b> >
Basic analog Amplifers / mux	AM Demod (hidden circuit)	DAC: 5bit R-2R 3bit V-mode 8bit total	Low-Freq Receiver (Trasceiver block)	DAC (7bit) Controlled VCO	Mux DAC 2 in, 2 out, 1 DAC	
Only IC	Switch list Hiearchy	Spice nelist (100 parts) Transistors + T-gates, caps 3 OTAs)	Spice nelist Transistors +T-gates, switches	Spice nelist Transistors +T-gates, switches	Spice nelist Transistors +T-gates, switches	
DC I/V	Switch List Analysis (DC I/V #2)	Low-level Netlist analysis	Basic netlist tools, clustering	Basic netlist tools, clustering	Basic netlist tools, clustering	
3 teams(6) 8+ hours	2 teams(6) 4 hours (each)	2 teams(6) 7-8 hours	2 teams (8) 6,8 hours	2 teams(6) 5-6 hours	2 teams (6) 4-5 hours	

• knowledge the device was on an (circa 2010) FPAA, by those who designed the IC

- no need to explain infrastructure
- understood what primitives where possible (all identify IC)

# Result from Black Box Exercise?

### **BB2: AM Demodulator**



#### Extract an unknown system

- After (4) students trained (3 days, 2 days to write report):
- Custom IC built (not us)
- Found: 4 interleaved DACs, 10GSPS DAC, PLL, Registers, digital control, on-chip oscillator (only pins)
- Only 1 DAC populated, multiple digital no connected (and other errors)
- Were to have electrical info, none obtained (raw delayering, no n or p)
- VCO error: GND on core transistor circuit (not working)

# Good Security FPAA Aspects

### Program entirely stored in FG

- Floating-Gate (FG): nonvolatile memory, 10 year lifetime
- No SRAM loading vulnerability
- Analog values hard to measure without disturbing significantly
- Digital computation can be encoded with analog
- Low-power circuits are hard to externally measure (side channels, transistors don't light up)
- Can enable some self-destruct mechanisms on tampering





### FPAA structure for Secure Design

- FPAA structure is generic, general, and generally known
- Every node can be measured, therefore find if trusted
- Secure code can be programmed in a secure space (Analog or Digital)
- Programming code is not the IC ( $\mu$ P)
- Layout says almost nothing about function



# Security of Initial Network Nodes

10mW, 1mW, < 1mW average energy, Radio on infrequently Potentially Class 0, 1, or 2 *size* systems for communication

[ransceive]

**Typical ICs** 

or on FPAA

Wireless

Sensors

SoC

**FPAA** 

Physical FPAA attack:

- obtain device
- avoid self-destruct
- avoid charge loss in read .
- reconstruct IC function\_
- find mismatch

Biggest Risk: Transceiver Port might allow reprogramming

Secure key (e.g. PUFs), some encryption essential for security

Data in / out

FPAA attack, I/O pins: '

- take I/O port to get control
- question of programmed ports (USB, SPI)
- Attempts to stall computation

Further analog classification to identify particular attack strategies that get through

← Always Requesting attack:

• Receiver modulation codes,

(known keys, waveforms)

Cultra-low power RF sensing

Pretend to be host

• Drain battery life

## Secure FPAA Network Nodes

- FPAA enables Physical Computing → computing opportunities (ultra-low energy, small)
- Creates potential security issues & opportunities: Can we have an ultra-low power secure system?
- Opportunities for 10mW, 1mW, < 1mW nodes, low digital memory. Security?
- Approaches are accessible for educational spaces, already utilized for teaching

Open questions / opportunities moving forward