




# Embedded Classifiers for Energy Constrained IoT Network Security

Jennifer Hasler


Georgia Institute of Technology



# Physical Computing Enable Small Sensor Nodes



# Physical / Analog / Mixed-Signal Computing is Here!



Command Word <math>23\mu\text{W}</math> power



Knee-Joint Rehab <math>15\mu\text{W}</math>


Analog + Digital  
FPAA

Applications in  
sensors, acoustics,  
imaging

On-chip Machine  
learning shown  
(VMM+WTA)

Capability over  
multiple IC  
processes

Measured Results for a phrase from the TIMIT database to recognize the word "Dark"





Parameter Density for highly accessible components ~  
x 1M greater than next closest device (PSOC)

Analog SP ~ 1000x Custom Digital SP



# Why Analog (Physical Based) Processing?

Mead Hypothesis (1990): Analog x1000 efficiency improvement

	<u>Digital</u>	<u>Analog</u>
Multiplication (digital: 16bit)		
Energy/ operation	x1000	x1
Size	x100	x1


- Analog (VMM):  $\sim 100$  fJ / MAC (10MMAC/ $\mu$ W) @ yield

- Other Analog SP similar:
  - Freq Decomp / Analog FT
  - VMM, GMM
  - Classifiers
  - Adaptive Filters



# Physical Computing Unifies Approaches

Analog Computing




Neuromorphic Computing



Quantum Computing




Optical Computing





# Physical Computing $\rightarrow$ Increased Computational Efficiency




Wearable Devices Require more Efficiency



# Why Analog (Physical Based) Processing?

## Digital Hitting Limits of Power Efficiency




Results created its own DARPA program

Battery Energy Density: x10 over 40 years






# FPAA vs. Embedded / Cloud Computation



# Where to use ultra-low energy?

Sensor node < 100μW




x1000 energy improvement utilizes context-aware physical computing to enable 100μW end-to-end sensor node.

Average on time	100%	1-3%	0.1-0.2%	0.01%
Operating power	1 to 10μW	~100μW	1-5mW	30-100mW
Total(max) Power	10μW	3μW	10μW	10μW
Digital		<1MMAC/s	~10-20MMAC/s or 20MHz clock	Transciever on
Analog	<u>10-100MMAC/s</u>	<u>1GMAC/s</u>	50GMAC/s	


← More computation near sensor  
 Increasing Energy  
 Decreasing Use →



# SoC FPAA Components




# FPAA Infrastructure




- FG Programming looks like controlled download to  $\mu$ P device  $\rightarrow$  Straightforward to program a device (code in Scilab, Python, Java, ....)
- USB powered and controlled  $\rightarrow$  interfaces like a digital system

## Remote FPAA System



## Andriod Tablet FPAA's




# Scilab FPAA Synthesis & Modeling Tool

The screenshot displays the Scilab FPAA Synthesis & Modeling Tool interface. The main window shows a block diagram of a neural network model. The diagram includes an 'ARB GEN myVariable' block connected to an 'hhn' block. The 'hhn' block is connected to an 'FG OTA Vout' block, which is then connected to a 'RAMPADC' block. The 'hhn' block has four input ports labeled 'DC Voltage'. To the right, a 'Graphic window number 2' displays a plot of the output signal, showing a series of periodic, sharp peaks. The plot's x-axis ranges from 0 to 1000, and the y-axis ranges from 1.1 to 1.8. The interface also shows a 'Rasp Design' sidebar with various design options and a 'Variable Browser' window.


- Encapsulated in Ubuntu 12.04 VM
- Library of Components (low to high level)
- Measurement transistor channel model of HH neuron




# Tool: Measurement and Simulation (LPF)



Single or Bus of Wires      1 or many Filters



## MacroModel Simulation (level = 1)










One toolset to design, to enable high level simulation,  
and to compile to hardware



# SoC FPAA IC


FPAA Fabric Array

## SoC FPAA




# Single-Transistor Learning Synapse




Floating-Gate Circuits: Nonvolatile storage, computation, programmable, adaptable



Non-volatile Storage



130nm STDP synapse data




Si CMOS approach can achieve densities while avoiding issues with device integration with Si

[Hasler, et. al, NIPS 1994, BMES 1994, and later papers]








# SoC FPAA Classifiers: VMM + WTA for Speech




< 23 $\mu$ W



# Compiled VMM+WTA Classifier


## Two-Layer Neural Network (NN) Classifier





Minsky 1967: XOR classification requires more than one layer

NN was silenced for 15 years  
Could solve in **two** layers

## VMM+WTA Classifier



3 x 3 VMM




Analog, n-WTA **single** layer block can be a universal approximator [Maass, et. al, 2000, Ramakrishnan, et. al, 2013]

**FG devices used to eliminate mismatch**




# SoC FPAA devices → Rethinking Circuits Education

Classical First Semester




System-Focused First Semester



Transforming Low-Level Circuits to Systems Employing FPAAs

Other Classes:  
AVLSI, IC Design  
IC Dynamics




Enables moving techniques outside of circuits,  
possible for student projects.



# CNS 182 (Caltech) Black Box Exam

(1989 – 1996)



- Functional Circuit when entering lab doing “something”
- Two hours to take as much data as possible
- Four days to write up results
- Identify the resulting circuit

No hints of circuit given

“Something related to what was done in class”

Typically 35 to 60% figured out the circuit

Certain similarities for extracting circuit knowledge. Some important differences:

- we have the circuit netlist (sometimes)
- we have the expected inputs and outputs (sometimes)
- one might have some indication of the proper function of the IC



# Black Box Exams to Explore IC Verification

BB1	BB2	BB3	BB4	BB5	BB6	→
Basic analog Amplifiers / mux	AM Demod (hidden circuit)	DAC: 5bit R-2R 3bit V-mode 8bit total	Low-Freq Receiver (Trasceiver block)	DAC (7bit) Controlled VCO	Mux DAC 2 in, 2 out, 1 DAC	
Only IC	Switch list Hierarchy	Spice nelist (100 parts) Transistors + T-gates, caps 3 OTAs)	Spice nelist Transistors +T-gates, switches	Spice nelist Transistors +T-gates, switches	Spice nelist Transistors +T-gates, switches	
DC I/V	Switch List Analysis (DC I/V #2)	Low-level Netlist analysis	Basic netlist tools, clustering	Basic netlist tools, clustering	Basic netlist tools, clustering	
3 teams(6) 8+ hours	2 teams(6) 4 hours (each)	2 teams(6) 7-8 hours	2 teams (8) 6,8 hours	2 teams(6) 5-6 hours	2 teams (6) 4-5 hours	

- knowledge the device was on an (circa 2010) FPAA, by those who designed the IC
  - no need to explain infrastructure
  - understood what primitives where possible (all identify IC)




# Result from Black Box Exercise?

## BB2: AM Demodulator




Center Frequency  
(500kHz – 1.6MHz)

- One small error in the system
- Parasitic Circuit (oscillator)



### Switch List RAT tool used heavily

275	34	1.8
275	35	1.8
0	7	1.8
276	24	1.8
277	25	1.8
0	52	1.8
1	51	1.8
3	45	1.8
279	62	1.8
3	88	1.8
279	81	1.8
36	8	1.8



## Extract an unknown system

After (4) students trained  
(3 days, 2 days to write report):



- Custom IC built (not us)
- Found: 4 interleaved DACs, 10GSPS DAC, PLL, Registers, digital control, on-chip oscillator (only pins)
- Only 1 DAC populated, multiple digital no connected (and other errors)
- Were to have electrical info, none obtained (raw delayering, no n or p)
- VCO error: GND on core transistor circuit (not working)



# Good Security FPAA Aspects

## Program entirely stored in FG

- Floating-Gate (FG): nonvolatile memory, 10 year lifetime
- No SRAM loading vulnerability
- Analog values hard to measure without disturbing significantly
- Digital computation can be encoded with analog
- Low-power circuits are hard to externally measure (side channels, transistors don't light up)
- Can enable some self-destruct mechanisms on tampering




## FPAA structure for Secure Design

- FPAA structure is generic, general, and generally known
- Every node can be measured, therefore find if trusted
- Secure code can be programmed in a secure space (Analog or Digital)
- Programming code is not the IC ( $\mu P$ )
- Layout says almost nothing about function



# Unique Functions in FPAA IC Device



- Uses mismatch at a chosen location (nearly 1M FG devices)





# Security of Initial Network Nodes

10mW, 1mW, < 1mW average energy, Radio on infrequently


Potentially Class 0, 1, or 2 *size* systems for communication

Physical FPAA attack:

- obtain device
- avoid self-destruct
- avoid charge loss in read
- reconstruct IC function
- find mismatch

Biggest Risk: Transceiver Port  
might allow reprogramming

Secure key (e.g. PUFs), some encryption essential for security



Always Requesting attack:

- Drain battery life
- Receiver modulation codes, (known keys, waveforms)
- Ultra-low power RF sensing

Pretend to be host

FPAA attack, I/O pins:

- take I/O port to get control
- question of programmed ports (USB, SPI)
- Attempts to stall computation

Further analog classification to identify particular attack strategies that get through



# Secure FPAA Network Nodes

- FPAA enables Physical Computing → computing opportunities  
(ultra-low energy, small)
- Creates potential security issues & opportunities:  
Can we have an ultra-low power secure system?
- Opportunities for 10mW, 1mW, < 1mW nodes,  
low digital memory. **Security?**
- Approaches are accessible for educational spaces,  
already utilized for teaching

Open questions / opportunities moving forward

