Chapter 5

Large and Fast: Exploiting Memory Hierarchy

Principle of Locality

- **Programs access a small proportion of** their address space at any time
- Temporal locality
	- Items accessed recently are likely to be accessed again soon
	- \blacksquare e.g., instructions in a loop, induction variables
- **n** Spatial locality
	- Items near those accessed recently are likely to be accessed soon
	- E.g., sequential instruction access, array data

Taking Advantage of Locality

- **n** Memory hierarchy
- **n** Store everything on disk
- Copy recently accessed (and nearby) items from disk to smaller DRAM memory

■ Main memory

- Copy more recently accessed (and nearby) items from DRAM to smaller SRAM memory
	- Cache memory attached to CPU

Memory Hierarchy Levels

- Block (aka line): unit of copying
	- May be multiple words
- **n** If accessed data is present in upper level
	- Hit: access satisfied by upper level
		- Hit ratio: hits/accesses
- **n If accessed data is absent**
	- Miss: block copied from lower level
		- Time taken: miss penalty
		- Miss ratio: misses/accesses $= 1 - hit ratio$
	- Then accessed data supplied from upper level

Memory Technology

- Static RAM (SRAM)
	- \blacksquare 0.5ns 2.5ns, \$2000 \$5000 per GB
	- Dynamic RAM (DRAM)
		- -50 ns 70ns, \$20 \$75 per GB
- Magnetic disk
	- -5 ms 20ms, \$0.20 \$2 per GB
- **n** Ideal memory
	- ⁿ Access time of SRAM
	- Capacity and cost/GB of disk

DRAM Technology

Data stored as a charge in a capacitor

- Single transistor used to access the charge
- Must periodically be refreshed
	- Read contents and write back
	- ⁿ Performed on a DRAM "row"

Advanced DRAM Organization

- Bits in a DRAM are organized as a rectangular array
	- **DRAM accesses an entire row**
	- Burst mode: supply successive words from a row with reduced latency
- Double data rate (DDR) DRAM
	- Transfer on rising and falling clock edges
- ⁿ Quad data rate (QDR) DRAM
	- Separate DDR inputs and outputs

DRAM Generations

Chapter 5 — Large and Fast: Exploiting Memory Hierarchy — 8

DRAM Performance Factors

- **Row buffer**
	- **Allows several words to be read and refreshed in** parallel
	- Synchronous DRAM
		- Allows for consecutive accesses in bursts without needing to send each address
		- \blacksquare Improves bandwidth
- **DRAM banking**
	- Allows simultaneous access to multiple DRAMs
	- \blacksquare Improves bandwidth

Increasing Memory Bandwidth

Flash Storage

Nonvolatile semiconductor storage

- $100x 1000x$ faster than disk
- Smaller, lower power, more robust
- But more \$/GB (between disk and DRAM)

Flash Types

- ⁿ NOR flash: bit cell like a NOR gate
	- Random read/write access
	- **Used for instruction memory in embedded systems**
- ⁿ NAND flash: bit cell like a NAND gate
	- Denser (bits/area), but block-at-a-time access
	- Cheaper per GB
	- Used for USB keys, media storage, ...

■ Flash bits wears out after 1000's of accesses

- Not suitable for direct RAM or disk replacement
- Wear leveling: remap data to less used blocks

Disk Storage

n Nonvolatile, rotating magnetic storage

Chapter 6 — Storage and Other I/O Topics — 13

Disk Sectors and Access

- Each sector records
	- Sector ID
	- Data (512 bytes, 4096 bytes proposed)
	- Error correcting code (ECC)
		- Used to hide defects and recording errors
	- Synchronization fields and gaps
- **n** Access to a sector involves
	- Queuing delay if other accesses are pending
	- Seek: move the heads
	- Rotational latency
	- Data transfer
	- ⁿ Controller overhead

Disk Access Example

Given

- 512B sector, 15,000rpm, 4ms average seek time, 100MB/s transfer rate, 0.2ms controller overhead, idle disk
- **n** Average read time
	- \blacksquare 4ms seek time
		- $+$ $\frac{1}{2}$ / (15,000/60) = 2ms rotational latency
		- $+ 512$) 100MB/s = 0.005ms transfer time
		- + 0.2ms controller delay
		- $= 6.2ms$
- **n If actual average seek time is 1ms**
	- Average read time $= 3.2$ ms

Disk Performance Issues

- Manufacturers quote average seek time
	- Based on all possible seeks
	- Locality and OS scheduling lead to smaller actual average seek times
- Smart disk controller allocate physical sectors on disk
	- **Present logical sector interface to host**
	- \blacksquare SCSI, ATA, SATA
- **n** Disk drives include caches
	- **Prefetch sectors in anticipation of access**
	- Avoid seek and rotational delay

Cache Memory

- Cache memory
	- The level of the memory hierarchy closest to the CPU
- Given accesses $X_1, \ldots, X_{n-1}, X_n$

- How do we know if the data is present?
- Where do we look?

a. Before the reference to X_n

b. After the reference to X_n

Direct Mapped Cache

- **Location determined by address**
- **Direct mapped: only one choice**
	- (Block address) modulo (#Blocks in cache)

- #Blocks is a power of 2
- Use low-order address bits

Tags and Valid Bits

- **How do we know which particular block is** stored in a cache location?
	- \blacksquare Store block address as well as the data
	- **Actually, only need the high-order bits**
	- \blacksquare Called the tag
- \blacksquare What if there is no data in a location?
	- \blacksquare Valid bit: 1 = present, 0 = not present
	- \blacksquare Initially 0

- 8-blocks, 1 word/block, direct mapped
- **nitial state**

Chapter 5 — Large and Fast: Exploiting Memory Hierarchy — 24

Address Subdivision

Chapter 5 — Large and Fast: Exploiting Memory Hierarchy — 26

Example: Larger Block Size

- 64 blocks, 16 bytes/block
	- n To what block number does address 1200 map?
- ⁿ Block address = 1200/16 = 75
- Block number = 75 modulo $64 = 11$

Chapter 5 — Large and Fast: Exploiting Memory Hierarchy — 27

Block Size Considerations

- Larger blocks should reduce miss rate
	- Due to spatial locality
- But in a fixed-sized cache
	- **Larger blocks => fewer of them**
		- \blacksquare More competition \Rightarrow increased miss rate
	- \blacksquare Larger blocks => pollution
- **Larger miss penalty**
	- Can override benefit of reduced miss rate
	- Early restart and critical-word-first can help

Cache Misses

- On cache hit, CPU proceeds normally
- On cache miss
	- Stall the CPU pipeline
	- **Fetch block from next level of hierarchy**
	- **n** Instruction cache miss
		- Restart instruction fetch
	- Data cache miss
		- ⁿ Complete data access

Write-Through

- On data-write hit, could just update the block in cache
	- But then cache and memory would be inconsistent
- Write through: also update memory
- But makes writes take longer
	- e.g., if base CPI = 1, 10% of instructions are stores, write to memory takes 100 cycles

Effective CPI = $1 + 0.1 \times 100 = 11$

- **n** Solution: write buffer
	- \blacksquare Holds data waiting to be written to memory
	- CPU continues immediately
		- Only stalls on write if write buffer is already full

Write-Back

- Alternative: On data-write hit, just update the block in cache
	- Keep track of whether each block is dirty
- When a dirty block is replaced
	- Write it back to memory
	- Can use a write buffer to allow replacing block to be read first

Write Allocation

- What should happen on a write miss?
- **Alternatives for write-through**
	- \blacksquare Allocate on miss: fetch the block
	- Write around: don't fetch the block
		- Since programs often write a whole block before reading it (e.g., initialization)
- n For write-back
	- **Usually fetch the block**

Example: Intrinsity FastMATH

- Embedded MIPS processor
	- 12-stage pipeline
	- **n** Instruction and data access on each cycle
- Split cache: separate I-cache and D-cache
	- Each 16KB: 256 blocks \times 16 words/block
	- D-cache: write-through or write-back
- SPEC2000 miss rates
	- \blacksquare I-cache: 0.4%
	- D-cache: 11.4%
	- Weighted average: 3.2%

Example: Intrinsity FastMATH

Chapter 5 — Large and Fast: Exploiting Memory Hierarchy — 34

Main Memory Supporting Caches

- **Use DRAMs for main memory**
	- Fixed width (e.g., 1 word)
	- Connected by fixed-width clocked bus
		- Bus clock is typically slower than CPU clock
- Example cache block read
	- 1 bus cycle for address transfer
	- 15 bus cycles per DRAM access
	- 1 bus cycle per data transfer
- For 4-word block, 1-word-wide DRAM
	- Miss penalty = $1 + 4 \times 15 + 4 \times 1 = 65$ bus cycles
	- Bandwidth = 16 bytes / 65 cycles = 0.25 B/cycle

Measuring Cache Performance

- Components of CPU time
	- **Program execution cycles**
		- Includes cache hit time
	- Memory stall cycles
		- Mainly from cache misses
- **Nith simplifying assumptions:**

```
Memory stall cycles
```
Program xMiss rate xMiss penalty
Program Memory accesses = × ×

<u>Instruction</u>

Instruction Misses Program Instructions $=$ $\frac{1}{2}$ \times $\frac{1}{2}$ \times $\frac{1}{2}$ \times
Cache Performance Example

- Given
	- \blacksquare I-cache miss rate = 2%
	- \blacksquare D-cache miss rate = 4%
	- \blacksquare Miss penalty = 100 cycles
	- \blacksquare Base CPI (ideal cache) = 2
	- **Load & stores are 36% of instructions**
- **n Miss cycles per instruction**
	- \blacksquare I-cache: $0.02 \times 100 = 2$
	- D -cache: 0.36 \times 0.04 \times 100 = 1.44
- **n** Actual CPI = $2 + 2 + 1.44 = 5.44$
	- n Ideal CPU is $5.44/2 = 2.72$ times faster

Average Access Time

- Hit time is also important for performance
- Average memory access time (AMAT)
	- \blacksquare AMAT = Hit time + Miss rate \times Miss penalty
- Example
	- \blacksquare CPU with 1ns clock, hit time = 1 cycle, miss penalty = 20 cycles, I-cache miss rate = 5%
	- $A\text{MAT} = 1 + 0.05 \times 20 = 2$ ns
		- **2** cycles per instruction

Performance Summary

- When CPU performance increased
	- Miss penalty becomes more significant
- Decreasing base CPI
	- Greater proportion of time spent on memory stalls
- **n** Increasing clock rate
	- Memory stalls account for more CPU cycles
- Can't neglect cache behavior when evaluating system performance

Associative Caches

- **Fully associative**
	- Allow a given block to go in any cache entry
	- Requires all entries to be searched at once
	- Comparator per entry (expensive)
- **n** *n*-way set associative
	- Each set contains *n* entries
	- ⁿ Block number determines which set
		- (Block number) modulo (#Sets in cache)
	- Search all entries in a given set at once
	- ⁿ *n* comparators (less expensive)

Associative Cache Example

Spectrum of Associativity

■ For a cache with 8 entries

Four-way set associative

Chapter 5 — Large and Fast: Exploiting Memory Hierarchy — 42

Associativity Example

- Compare 4-block caches
	- Direct mapped, 2-way set associative, fully associative
	- Block access sequence: $0, 8, 0, 6, 8$

Direct mapped

Associativity Example

n 2-way set associative

n Fully associative

Chapter 5 — Large and Fast: Exploiting Memory Hierarchy — 44

How Much Associativity

- **n** Increased associativity decreases miss rate
	- But with diminishing returns
- Simulation of a system with 64KB D-cache, 16-word blocks, SPEC2000
	- \blacksquare 1-way: 10.3%
	- \blacksquare 2-way: 8.6%
	- -4 -way: 8.3%
	- \blacksquare 8-way: 8.1%

Set Associative Cache Organization

Chapter 5 — Large and Fast: Exploiting Memory Hierarchy — 46

Replacement Policy

- Direct mapped: no choice
- Set associative
	- **Prefer non-valid entry, if there is one**
	- Otherwise, choose among entries in the set
- Least-recently used (LRU)
	- Choose the one unused for the longest time
		- Simple for 2-way, manageable for 4-way, too hard beyond that
- ⁿ Random
	- **n** Gives approximately the same performance as LRU for high associativity

Multilevel Caches

- Primary cache attached to CPU
	- Small, but fast
- n Level-2 cache services misses from primary cache
	- **Larger, slower, but still faster than main** memory
- Main memory services L-2 cache misses ■ Some high-end systems include L-3 cache

Multilevel Cache Example

- **Given**
	- \blacksquare CPU base CPI = 1, clock rate = 4GHz
	- \blacksquare Miss rate/instruction = 2%
	- \blacksquare Main memory access time = 100ns
- With just primary cache
	- \blacksquare Miss penalty = 100ns/0.25ns = 400 cycles
	- **Effective CPI = 1 + 0.02** \times **400 = 9**

Example (cont.)

- Now add L-2 cache
	- \blacksquare Access time = 5ns
	- Global miss rate to main memory = 0.5%
- Primary miss with L-2 hit
	- Penalty = $5ns/0.25ns = 20$ cycles
- **n** Primary miss with L-2 miss
	- Extra penalty = 500 cycles
- $CPI = 1 + 0.02 \times 20 + 0.005 \times 400 = 3.4$
- **Performance ratio =** $9/3.4 = 2.6$

Multilevel Cache Considerations

- Primary cache
	- \blacksquare Focus on minimal hit time
- ⁿ L-2 cache
	- Focus on low miss rate to avoid main memory access
	- Hit time has less overall impact
- n Results
	- L-1 cache usually smaller than a single cache
	- L-1 block size smaller than L-2 block size

Interactions with Advanced CPUs

- n Out-of-order CPUs can execute instructions during cache miss
	- **Pending store stays in load/store unit**
	- **Dependent instructions wait in reservation** stations
		- Independent instructions continue
- **Effect of miss depends on program data** flow
	- **Nuch harder to analyse**
	- **Use system simulation**

Interactions with Software

- Misses depend on memory access patterns
	- Algorithm behavior
	- Compiler optimization for memory access

Software Optimization via Blocking

- Goal: maximize accesses to data before it is replaced
- Consider inner loops of DGEMM:

```
for (int j = 0; j < n; ++j)
\{double cij = C[i+j*n];
  for( int k = 0; k < n; k++ )
    cij += A[i+k*n] * B[k+j*n];C[i+j*n] = cij;}
```
DGEMM Access Pattern

Chapter 5 — Large and Fast: Exploiting Memory Hierarchy — 55

Cache Blocked DGEMM

```
1 #define BLOCKSIZE 32
2 void do block (int n, int si, int sj, int sk, double *A, double
3 * B, double *C)
4 {
5 for (int i = \text{si}; i < \text{si+BLOCKSIZE}; ++i)6 for (int j = \overline{s}); j < \overline{s} + BLOCKSIZE; ++j)
7 {
8 double cij = C[i+j*n]/* cij = C[i][j] */
9 for( int k = sk; k < sk+BLEOCKSIZE; k++ )
10 cij += A[i+k*n] * B[k+j*n];/* cij+=A[i][k]*B[k][j] */
11 C[i+i*n] = cii; /* C[i][i] = cii */12 }
13 }
14 void dgemm (int n, double* A, double* B, double* C)
15 {
16 for ( int si = 0; si < n; si += BLOCKSIZE )
17 for ( int si = 0; si < n; si += BLOCKSIZE )
18 for ( int sk = 0; sk < n; sk += BLOCKSIZE )
19 do block(n, si, sj, sk, A, B, C);
20 }
```
Blocked DGEMM Access Pattern

Chapter 5 — Large and Fast: Exploiting Memory Hierarchy — 57

Dependability

Fault: failure of a component

■ May or may not lead to system failure

Dependability Measures

- Reliability: mean time to failure (MTTF)
- Service interruption: mean time to repair (MTTR)
- **n** Mean time between failures
	- $MTBF = MTTF + MTTR$
- Availability = MTTF / (MTTF + MTTR)
- **n Improving Availability**
	- Increase MTTF: fault avoidance, fault tolerance, fault forecasting
	- Reduce MTTR: improved tools and processes for diagnosis and repair

The Hamming SEC Code

- Hamming distance
	- \blacksquare Number of bits that are different between two bit patterns
- \blacksquare Minimum distance = 2 provides single bit error detection
	- \blacksquare E.g. parity code
- \blacksquare Minimum distance = 3 provides single error correction, 2 bit error detection

Encoding SEC

- To calculate Hamming code:
	- **Number bits from 1 on the left**
	- \blacksquare All bit positions that are a power 2 are parity bits
	- Each parity bit checks certain data bits:

Decoding SEC

- Value of parity bits indicates which bits are in error
	- Use numbering from encoding procedure
	- $E.g.$
		- \blacksquare Parity bits = 0000 indicates no error
		- **Parity bits = 1010 indicates bit 10 was flipped**

SEC/DEC Code

- \blacksquare Add an additional parity bit for the whole word (p_n)
- \blacksquare Make Hamming distance = 4
- **Decoding:**
	- \blacksquare Let H = SEC parity bits
		- n_{\rm} H even, p_n even, no error
		- $n_{\rm h}$ H odd, p_n odd, correctable single bit error
		- $n_{\rm n}$ H even, $p_{\rm n}$ odd, error in $p_{\rm n}$ bit
		- $n_{\rm h}$ H odd, $p_{\rm n}$ even, double error occurred

Note: ECC DRAM uses SEC/DEC with 8 bits protecting each 64 bits

Virtual Machines

- **Host computer emulates guest operating system** and machine resources
	- Improved isolation of multiple guests
	- Avoids security and reliability problems
	- Aids sharing of resources
- Virtualization has some performance impact
	- Feasible with modern high-performance comptuers
- **Examples**
	- IBM VM/370 (1970s technology!)
	- VMWare
	- Microsoft Virtual PC

Virtual Machine Monitor

- **n** Maps virtual resources to physical resources
	- Memory, I/O devices, CPUs
- Guest code runs on native machine in user mode
	- Traps to VMM on privileged instructions and access to protected resources
- ⁿ Guest OS may be different from host OS
- ⁿ VMM handles real I/O devices
	- Emulates generic virtual I/O devices for guest

Example: Timer Virtualization

- **n** In native machine, on timer interrupt
	- OS suspends current process, handles interrupt, selects and resumes next process
- ⁿ With Virtual Machine Monitor
	- VMM suspends current VM, handles interrupt, selects and resumes next VM
- **n** If a VM requires timer interrupts
	- ⁿ VMM emulates a virtual timer
	- **Emulates interrupt for VM when physical timer** interrupt occurs

Instruction Set Support

- **L** User and System modes
- **Privileged instructions only available in** system mode
	- Trap to system if executed in user mode
- All physical resources only accessible using privileged instructions
	- Including page tables, interrupt controls, I/O registers
- **Renaissance of virtualization support**
	- Current ISAs (e.g., x86) adapting

Virtual Memory

- Use main memory as a "cache" for secondary (disk) storage
	- Managed jointly by CPU hardware and the operating system (OS)
- **Programs share main memory**
	- Each gets a private virtual address space holding its frequently used code and data
	- **Protected from other programs**
- CPU and OS translate virtual addresses to physical addresses
	- VM "block" is called a page
	- VM translation "miss" is called a page fault

Address Translation

ⁿ Fixed-size pages (e.g., 4K)

Virtual address

Physical address

Page Fault Penalty

- On page fault, the page must be fetched from disk
	- Takes millions of clock cycles
	- Handled by OS code
- **Try to minimize page fault rate**
	- Fully associative placement
	- \blacksquare Smart replacement algorithms

Page Tables

- Stores placement information
	- **Array of page table entries, indexed by virtual** page number
	- Page table register in CPU points to page table in physical memory
- **n** If page is present in memory
	- PTE stores the physical page number
	- Plus other status bits (referenced, dirty, ...)
- **n** If page is not present
	- **PTE can refer to location in swap space on** disk

Translation Using a Page Table

Physical address

Chapter 5 — Large and Fast: Exploiting Memory Hierarchy — 72
Mapping Pages to Storage

Chapter 5 — Large and Fast: Exploiting Memory Hierarchy — 73

Replacement and Writes

- To reduce page fault rate, prefer least-

recently used (LRU) replacement
	- Reference bit (aka use bit) in PTE set to 1 on access to page
	- **Periodically cleared to 0 by OS**
	- A page with reference bit $= 0$ has not been used recently
- **n** Disk writes take millions of cycles
	- **Block at once, not individual locations**
	- Write through is impractical
	- **No. Use write-back**
	- Dirty bit in PTE set when page is written

Fast Translation Using a TLB

- Address translation would appear to require extra memory references
	- n One to access the PTE
	- Then the actual memory access
- But access to page tables has good locality
	- So use a fast cache of PTEs within the CPU
	- Called a Translation Look-aside Buffer (TLB)
	- Typical: 16–512 PTEs, 0.5–1 cycle for hit, 10–100 cycles for miss, 0.01%–1% miss rate
	- Misses could be handled by hardware or software

Fast Translation Using a TLB

Chapter 5 — Large and Fast: Exploiting Memory Hierarchy — 76

TLB Misses

- **n** If page is in memory
	- Load the PTE from memory and retry
	- ⁿ Could be handled in hardware
		- Can get complex for more complicated page table structures
	- \blacksquare Or in software
		- Raise a special exception, with optimized handler
- **n** If page is not in memory (page fault)
	- OS handles fetching the page and updating the page table
	- Then restart the faulting instruction

TLB Miss Handler

- n TLB miss indicates
	- Page present, but PTE not in TLB
	- Page not preset
- Must recognize TLB miss before destination register overwritten
	- Raise exception

■ Handler copies PTE from memory to TLB

- **n** Then restarts instruction
- **If page not present, page fault will occur**

Page Fault Handler

- Use faulting virtual address to find PTE
- Locate page on disk
- **n** Choose page to replace
	- \blacksquare If dirty, write to disk first
- Read page into memory and update page table
- **Nake process runnable again**
	- Restart from faulting instruction

TLB and Cache Interaction

- If cache tag uses physical address
	- **Need to translate** before cache lookup
- Alternative: use virtual address tag
	- Complications due to aliasing
		- Different virtual addresses for shared physical address

Memory Protection

- **n** Different tasks can share parts of their virtual address spaces
	- But need to protect against errant access
	- **Requires OS assistance**
- **Hardware support for OS protection**
	- Privileged supervisor mode (aka kernel mode)
	- **Privileged instructions**
	- Page tables and other state information only accessible in supervisor mode
	- System call exception (e.g., syscall in MIPS)

The Memory Hierarchy

The BIG Picture

- Common principles apply at all levels of the memory hierarchy
	- Based on notions of caching
- **At each level in the hierarchy**
	- Block placement
	- Finding a block
	- Replacement on a miss
	- **N**rite policy

Block Placement

- Determined by associativity
	- Direct mapped (1-way associative)
		- **n** One choice for placement
	- **n-way set associative**
		- n choices within a set
	- **Fully associative**
		- **Any location**
- Higher associativity reduces miss rate
	- **n** Increases complexity, cost, and access time

Finding a Block

- **Hardware caches**
	- Reduce comparisons to reduce cost
- **No Virtual memory**
	- Full table lookup makes full associativity feasible
	- Benefit in reduced miss rate

Replacement

■ Choice of entry to replace on a miss

- Least recently used (LRU)
	- **Complex and costly hardware for high associativity**
- ⁿ Random
	- Close to LRU, easier to implement
- **Nirtual memory**
	- LRU approximation with hardware support

Write Policy

- Write-through
	- **Update both upper and lower levels**
	- Simplifies replacement, but may require write buffer
- **Nrite-back**
	- **Update upper level only**
	- Update lower level when block is replaced
	- Need to keep more state
- **N** Virtual memory
	- Only write-back is feasible, given disk write latency

Sources of Misses

- Compulsory misses (aka cold start misses)
	- First access to a block
- **n** Capacity misses
	- Due to finite cache size
	- A replaced block is later accessed again
- **n** Conflict misses (aka collision misses)
	- **n** In a non-fully associative cache
	- Due to competition for entries in a set
	- Would not occur in a fully associative cache of the same total size

Cache Design Trade-offs

Cache Control

- Example cache characteristics
	- Direct-mapped, write-back, write allocate
	- Block size: 4 words (16 bytes)
	- Cache size: 16 KB (1024 blocks)
	- 32-bit byte addresses
	- Valid bit and dirty bit per block
	- **Blocking cache**
		- CPU waits until access is complete

Interface Signals

Finite State Machines

- Use an FSM to sequence control steps
- Set of states, transition on each clock edge
	- State values are binary encoded
	- Current state stored in a register
	- **Next state**
		- $= f_n$ (current state, current inputs)
- Control output signals $= f_o$ (current state)

Cache Controller FSM

Chapter 5 — Large and Fast: Exploiting Memory Hierarchy — 92

Cache Coherence Problem

- Suppose two CPU cores share a physical address space
	- \blacksquare Write-through caches

Coherence Defined

- **n Informally: Reads return most recently** written value
- **n** Formally:
	- \blacksquare P writes X; P reads X (no intervening writes) **Fourth** read returns written value
	- \blacksquare P₁ writes X; P₂ reads X (sufficiently later) **External returns written value**
		- c.f. CPU B reading X after step 3 in example
	- \blacksquare P₁ writes X, P₂ writes X **WE all processors see writes in the same order**
		- \blacksquare End up with the same final value for X

Cache Coherence Protocols

- Operations performed by caches in multiprocessors to ensure coherence
	- Migration of data to local caches
		- Reduces bandwidth for shared memory
	- Replication of read-shared data
		- Reduces contention for access
- Snooping protocols
	- \blacksquare Each cache monitors bus reads/writes
- **n** Directory-based protocols
	- Caches and memory record sharing status of blocks in a directory

Invalidating Snooping Protocols

- Cache gets exclusive access to a block when it is to be written
	- Broadcasts an invalidate message on the bus
	- Subsequent read in another cache misses

Owning cache supplies updated value

Memory Consistency

- When are writes seen by other processors
	- \blacksquare "Seen" means a read returns the written value
	- Can't be instantaneously
- **n** Assumptions
	- A write completes only when all processors have seen it
	- A processor does not reorder writes with other accesses
- **Consequence**
	- **P** writes X then writes Y **EXECT all processors that see new Y also see new X**
	- **Processors can reorder reads, but not writes**

Multilevel On-Chip Caches

2-Level TLB Organization

Supporting Multiple Issue

- Both have multi-banked caches that allow multiple accesses per cycle assuming no bank conflicts
- Core i7 cache optimizations
	- Return requested word first
	- \blacksquare Non-blocking cache
		- Hit under miss
		- **Niss under miss**
	- Data prefetching

DGEMM

Combine cache blocking and subword parallelism

Pitfalls

- Byte vs. word addressing
	- Example: 32-byte direct-mapped cache, 4-byte blocks
		- **Byte 36 maps to block 1**
		- **Nord 36 maps to block 4**
- Ignoring memory system effects when writing or generating code
	- Example: iterating over rows vs. columns of arrays
	- **Large strides result in poor locality**

Pitfalls

- In multiprocessor with shared L2 or L3 cache
	- **Less associativity than cores results in conflict** misses
	- More cores need to increase associativity
- Using AMAT to evaluate performance of out-of-order processors
	- **Ignores effect of non-blocked accesses**
	- **n** Instead, evaluate performance by simulation

Pitfalls

- Extending address range using segments
	- E.g., Intel 80286
	- But a segment is not always big enough
	- Makes address arithmetic complicated
- Implementing a VMM on an ISA not designed for virtualization
	- E.g., non-privileged instructions accessing hardware resources
	- **Either extend ISA, or require guest OS not to** use problematic instructions

Concluding Remarks

- Fast memories are small, large memories are slow
	- \blacksquare We really want fast, large memories \odot
	- **Caching gives this illusion** \odot
- **n** Principle of locality
	- \blacksquare Programs use a small part of their memory space frequently
- **n** Memory hierarchy
	- **L1 cache** \Rightarrow **L2 cache** \Rightarrow **...** \Rightarrow **DRAM memory** \Rightarrow disk
- **n** Memory system design is critical for multiprocessors