CS154 Computer Architecture Winter Term 2019

Lab Assignment 03

Consider the following data path and the set of 9 instructions of the single-cycle processor:

- The memory-reference instructions lw (load word) and sw (store word)
- The arithmetic-logical instructions add, sub, AND, OR, and slt
- The instructions beq (branch equal) and j (jump)

In the following pages you will be asked to add new instructions to the processor and make appropriate changes on the data path in order to support the existing 9 instructions and the new ones. You need to clearly specify new functionality on the existing units (such as ALU) and/or new components you may need (MUXes, control lines, gates, etc), and draw them on the data path figure.



Completely specify the logic values of the existing control signals (RegDst, Branch, MemRead, etc) and of the new ones you may need to introduce for the new instruction. Consider each new instruction independently from the other new instructions. Make copies of this figure as needed. See the 1-page large figure at the end.

1. Add the "Nor" instruction to the single cycle processor. The opcode: 0_{hex} ; The function: 27_{hex}

	nor	rd	, rs	, rt		
6	5	5	5	5	6	$R[rd] \leftarrow (R[rs] \mid R[r])$
opcode	rs	rt	rd	shamt	func	$\Gamma \bigcirc \leftarrow \Gamma \bigcirc + 4$

2. Add the "Add Immediate" instruction to the single cycle processor. The opcode: 8_{hex}

addi 1	rt,	rs,	imm	
6	5	5	16	$\mathbf{R}[\mathbf{rt}] \leftarrow \mathbf{R}[\mathbf{rs}] + \mathbf{SignExtImm}$
opcode	rs	rt	imm	$1 \leftarrow 1 \leftarrow 4$

3. Add the "Set Less Than Immediate" instruction to the single cycle processor. The opcode: A_{hex}

slti r	rt,	rs,	imm	if $R[rs] < SignExtImm$ $R[rt] \leftarrow 1$
6	5	5	16	else
opcode	\mathbf{rs}	rt	imm	$R[rt] \leftarrow 0$
				$PC \leftarrow PC + 4$

4. Add the "Branch On Not Equal" instruction to the single cycle processor. The opcode: 5_{hex}

bne rt, rs, label					$\text{if } \mathrm{R[rs]} \neq \mathrm{R[rt]}$
	6	5	5	16	$PC \leftarrow PC + 4 + SignExtOffset$
	opcode	rs	rt	offset	$\begin{bmatrix} else \\ PC \leftarrow PC \perp A \end{bmatrix}$
					10 - 10 + 4

5. Add the "Load Upper Immediate" instruction to the single cycle processor. The opcode: F_{hex}

	lui	rt	, in	nm	
6		5	5	16	$\mathbf{R[rt]} \leftarrow \mathbf{Imm16} \mid\mid 0000_{hea}$
opco	ode		rt	imm	$r C \leftarrow r C + 4$

