Bouncer: Static Program Analysis in Hardware

Joseph McMahan  
UC Santa Barbara  
jemcmahan13@gmail.com

Michael Christensen  
UC Santa Barbara  
mchristensen@cs.ucsb.edu

Kyle Dewey  
CSU Northridge  
kyle.dewey@csun.edu

Ben Hardekopf  
UC Santa Barbara  
benh@cs.ucsb.edu

Timothy Sherwood  
UC Santa Barbara  
sherwood@cs.ucsb.edu

ABSTRACT

When discussing safety and security for embedded systems, we typically divide the world into software checks (which are either static or dynamic) or hardware checks (which are dynamic). As others have pointed out, hardware checks offer more than just efficiency. They are intrinsic to the device’s functionality and thus are live from power-up; they require little to no dependency on other software functioning correctly, and due to the fact they are wired directly into the operation of the system, are difficult or impossible to bypass. We explore an experimental new embedded system that uses special-purpose hardware for static analysis that prevents all program binaries with memory errors, invalid control flow, and several other undesirable properties from ever being loaded onto the device. Static analysis often requires whole-binary-level, rather than instruction-level, examination. We show that a carefully constructed hardware state machine, using available scratch-pad memory, is capable of efficiently checking functional binaries in a streaming and verifiably non-bypassable way directly in hardware as they are loaded into the embedded program store. The resulting system is surprisingly small (taking no more than 0.0079 mm$^2$), efficient (capable of checking binaries at an average throughput of around 60 cycles per instruction), and yet guarantees execution free from many of the fragile behaviors that result in security and safety concerns. We believe this is the first time any static analysis has been implemented at the hardware level and opens the door to more complex hardware-checked properties.

ACM Reference Format:

1 INTRODUCTION

The demand for more connectivity and richer interactions in everyday objects means that everything from light bulbs to thermostats now contains general-purpose microprocessors for carrying out fairly straightforward and low-performance tasks. Left unanalyzed, these systems and their associated software stacks can be expected to hold a seemingly endless collection of opportunities for attack. Static analysis provides powerful tools to those wishing to understand or limit the set of behaviors some software might exhibit. By facilitating sound reasoning over the set of all possible executions, this type of analysis can identify important classes of behavior and prevent them from ever happening. If embedded system developers simply never released software that failed, such that those well-analyzed applications were the only things to ever execute on platforms under our control, many of the bugs and vulnerabilities that plague our life would be eliminated. Unfortunately, realizing this in practice has proven incredibly hard due to pressure to market, pressure to reduce cost, and the delayed and stochastic cost associated with vulnerabilities and bugs.

While larger software companies might be more trusted to rigorously verify their software releases, the embedded systems market has a long and heavy tail of providers with a much wider distribution of expertise and resources at their disposal. When we bring an embedded device into our home or business, how can we have confidence that the software running there (which depends on chains of control well outside our ability to observe) is “above the bar” for us? Seemingly innocuous issues, for example passing a string instead of an integer, can open the door for an attacker to gain root privileges and serve as a base for other attacks (exactly this happened already in a class of WiFi routers [12]). Similar attacks targeting embedded devices and firmware updates have succeeded on everything from printers [11] to thermostats [18].

The basic research question we ask in this paper is: is it possible to make forms of static analysis an intrinsic part of executing on a microprocessor? In other words, we examine a machine that will guarantee at the hardware level that any and all code executing on it is bound to the constraints imposed by a given static program analysis. This moves the decision to do a proper analysis away from those that push software updates (who may be making decisions about updates many years removed from the original purchase) to the decision to purchase and deploy a particular hardware device itself.

Such a machine would reject any attempt to load it with code that fails to meet the specified “bar,” independent of who wrote it, who signed it, how it was managed, or where the software came from. The trust one could put in aspects of execution on such a processor could be independent of measurement, attestation, or other active third-party evaluation. By doing the checks in hardware, we can make them intrinsic to the device’s functionality: the checks will be fully live right from power-up; the checks will require no
dependency on other software on the system functioning correctly (zero TCB); and if properly designed, they will be directly wired into the operation of the system, making them provably impossible to bypass.

As this is the first approach to propose and evaluate fully-hardware implemented static analysis there are two big open questions: a) is it even possible to do a useful static analysis in hardware, and b) what would the costs of such an analysis be in terms of time or area? We answer these questions through the hardware development of a new module, the Binary Exclusion Unit (which we call “the bouncer” more informally), capable of scanning and rejecting program binaries right as they are streamed onto the device. Specifically, we make the following contributions:

- We introduce hardware static binary analysis and show that it can be implemented in a way that can never be circumvented through some clever manipulation of software (e.g. a compromised set of keys, a bug in the operating system, or a change in the boot ordering).
- We describe a method of static analysis co-design where the checking algorithm is modified to be more amenable to hardware implementation while maintaining correctness and efficiency.
- We demonstrate that the analysis, in conjunction with the functional ISA, ensures all executions are free of memory and type errors and have guaranteed control flow integrity.
- We evaluate the functioning of the system with a complete RTL implementation (synthesizable Verilog) of the checker and processor interoperating with gate-level simulation.
- Finally, we show that the resulting system is efficient both in terms of hardware resources required and performance, and describe how program transformations can make it even more so.

We elaborate on the motive of our work (Section 2), present our hardware static analysis in the form of a new hardware/software co-designed type system and prove its soundness (Section 3), outline the checking algorithm implementing the type system (Section 4), and design type annotations that can be easily encoded into the machine binary and provide a hardware implementation of the typechecker (Section 5). We prove the non-bypassability of the circuit in Section 6, something that would be extremely difficult to achieve for a software solution. Next, we provide hardware synthesis figures, evaluate update-time overhead, and show how to manage worst-case examples (Section 7). Finally, we discuss related work (Section 8) and conclude.

2 HARDWARE STATIC ANALYSIS

In building a static analysis hardware engine directly into an embedded micro-controller, one of the big advantages of customization is that at the hardware level we can see, either physically through inspection or through analysis at the gate or RTL level, exactly how information is flowing through a system to introduce safety or security mechanisms that are truly non-bypassable. No software can change the functioning of the system at that level. However, doing static analysis at the level of machine code is no easy task — even for software.

Fortunately, there are some great works to draw inspiration from. Previous work has used types to aid in assembly-level analysis; specifically TAL [22] and TALx86 [10] have created systems where source properties are preserved and represented in an idealized assembly language (the former) or directly on a subset of x86 (the latter). Working up the stack from assembly, other prior works attempt to prove properties and guarantee software safety at even higher levels of abstractions. We seek to take these software ideas and find a way to make them intrinsic properties of the physical hardware for embedded systems where needed.

In this work we draw upon the opportunity afforded by architectures that have already been designed with ease of analysis in mind. Specifically, we leverage the Zarf ISA, a purely functional, immutable, high-level ISA and hardware platform used for binary reasoning, which is suitable for execution of the most critical portions of a system [26]. At a high level, the Zarf ISA consists of three instructions: Let performs function application and object allocation, applying arguments to a function and creating an object that represents the result of the call. Case is used for both pattern-matching and control flow. One cases on a variable, then gives a series of patterns as branch heads; only the branch with the matching pattern is executed. Patterns can be constructors (datatypes) or integer values, depending on what was cased on. Result is the return instruction; it indicates what value is returned at the end of a function. Branches in case statements are non-reconvergent, so each must end in a result instruction.

A big advantage of this ISA for static analysis is that it has a compact and precise semantics. If we could cold guarantee the physical machine would always execute only according to these semantics (e.g. always respecting call/return behavior, using the proper number of arguments from the stack, etc.) we would end up with a system that has some very desirable properties. In Section 7 we show that these include verifiable control flow integrity, type safety, memory safety, and others; e.g., ROP [4] is impossible, programs never encounter type errors, and buffer overruns can never happen.

Unfortunately, the semantics of any language govern the behavior of execution only for “well-formed” programs. When we are talking about machine code, as opposed to programming languages, things are a little trickier, because machines are expected to read instruction bits from memory and execute them faithfully as they arrive. As we describe in more detail below, checking membership in the language of well-formed Zarf programs is actually something that requires some sophistication and would be difficult to do at run-time. Even though there are just three instructions, Zarf binaries support casing, constructors, datatypes, functions, and other higher-level concepts as first-class citizens in the architecture. Our goal is to correctly implement these checks statically and show that the only binaries that can ever execute on this machine pass this static analysis.

2.1 The Analysis Implemented

While one could, in theory, capture every possible deviation from the Zarf semantics with a set of run-time checks in hardware, actually catching every possible thing that can go wrong quickly grows in complexity. An advantage of static checking over dynamic
Table 1: Summary of 21 conditions that require dynamic checks in the absence of static type checking. With our approach, checking is achieved ahead of time, in a single pass through the program; energy and time are not wasted with repeated error checking. No information needs to be tracked at runtime, and the only runtime hardware check is for out-of-memory errors. All of the listed errors are guaranteed by our type system to not occur.

<table>
<thead>
<tr>
<th>Possible failure</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>malformed instruction</td>
<td>Bit sequence does not correspond to a valid instruction.</td>
</tr>
<tr>
<td>fetch out-of-bounds arg</td>
<td>Accessing argument N when there are fewer than N arguments.</td>
</tr>
<tr>
<td>fetch out-of-bounds local</td>
<td>Accessing local N when there are fewer than N locals allocated.</td>
</tr>
<tr>
<td>fetch out-of-bounds field</td>
<td>Accessing field N when there are fewer than N fields in the case'd constructor.</td>
</tr>
<tr>
<td>fetch invalid source</td>
<td>Bit sequence does not correspond to a valid source.</td>
</tr>
<tr>
<td>apply arguments to literal</td>
<td>Treating a literal value as a function and passing arguments to it.</td>
</tr>
<tr>
<td>apply arguments to constructor</td>
<td>Treating a saturated constructor as a function and passing arguments to it.</td>
</tr>
<tr>
<td>application with too many args</td>
<td>Passing more arguments than a function can handle, even if it returns other functions.</td>
</tr>
<tr>
<td>application on invalid source</td>
<td>Invalid source designation for function in application.</td>
</tr>
<tr>
<td>oversaturated error closure</td>
<td>Passing arguments to an error closure.</td>
</tr>
<tr>
<td>oversaturated primitive</td>
<td>Passing more arguments than a primitive operation can handle.</td>
</tr>
<tr>
<td>passing non-literal into primitive op</td>
<td>Passing an object (constructor or closure) into a primitive operation.</td>
</tr>
<tr>
<td>case on undersaturated closure</td>
<td>Trying to branch on the result of a function that cannot be evaluated.</td>
</tr>
<tr>
<td>unused arguments on stack</td>
<td>Oversaturating a function and branching on the result when not all arguments have been consumed.</td>
</tr>
<tr>
<td>matching a literal instead of a pattern</td>
<td>Branching on a function that returns a constructor, but trying to match an integer.</td>
</tr>
<tr>
<td>invalid skip on literal match</td>
<td>Instruction says to skip N words on a failed match, but that location is not a branch head.</td>
</tr>
<tr>
<td>no else branch on literal match</td>
<td>Incomplete case statement because of lack of else branch.</td>
</tr>
<tr>
<td>matching a pattern instead of a literal</td>
<td>Branching on a function that returns an integer, but trying to match a constructor.</td>
</tr>
<tr>
<td>incomplete constructor set in case statement</td>
<td>Incomplete case statement because not all possible constructors are present.</td>
</tr>
<tr>
<td>invalid skip on pattern match</td>
<td>Instruction says to skip N words on a failed match, but that location is not a branch head.</td>
</tr>
<tr>
<td>no else branch on pattern match</td>
<td>Incomplete case statement because of lack of else branch.</td>
</tr>
</tbody>
</table>

The Bouncer architecture is designed to provide a comprehensive static analysis engine that can detect and handle all potential errors in a binary image, ensuring that the binary is free of errors before it is deployed. The architecture is implemented in hardware to provide fast, efficient error detection, and is verified through simulations and real-world applications. The Bouncer architecture is a significant advancement in static program analysis, providing a robust solution to the problem of error detection in binary images.
— the more interesting discussion, covered later, is the verification that the only way though the BEU is via a static analysis.

3 STATIC ANALYSIS STRATEGY

While many different static analysis approaches might be implemented in hardware in the way we described in the sections above, to embody these ideas in a hardware prototype we need a specific analysis specification and implementation. Here we draw inspiration from TAL [22], and use types to clearly and completely specify allowed behavior. By extending the Zarf ISA with types, passing a portion of that type information along with the binary, and then performing the static analysis to check those types, we know the program conforms to the allowed behaviors. This new type-extended Zarf ISA is, unlike untyped Zarf, based on the polymorphic lambda calculus. Figure 2 describes the abstract syntax of the typed ISA; note that there are four types: integers, functions, type variables, and datatypes (which are similar to algebraic datatypes found in languages like Haskell and ML). Both functions and datatypes are declared at the top level; since the ISA is lambda-lifted, the introduction of universally-quantified type variables ranging over a function body or datatype is limited to the top level as well, simplifying the ISA’s type system.

Our static analysis requires that type information be encoded into the binary, but we note specifically that the Binary Exclusion Unit discards these annotations when finished, leaving a (safe and certified) standard binary program in protected core memory. To qualify as a typed Zarf program, a binary must declare types of all top-level functions and make all (data) constructors members of a datatype. With this, all types will be tracked and checked, including type variables for polymorphism, facilitating local type inference within the bodies of functions.

The type system in Figure 3 describes, using a set of inference rules, what it means for a Zarf binary to well-typed. Note that the type returned by applyType is the principal type of the variable to which it is bound in the let instruction; no constraints are propagated to any instructions that follow, limiting the amount of information that needs to be tracked throughout typechecking, as well as making error reporting of ill-typed applications more accurate.

3.1 Properties and Proofs

Two formal properties, when combined, can guarantee that the machine never has to create and return an error object. The first is progress, which says that if a term is well-typed, then there is always a way to continue evaluating it according to the semantic rules; the second is preservation, which says that if a term is well-typed, evaluating it will result in a well-typed term. Taken together, we have a guarantee that there will always be an applicable semantic rule to evaluate each step of the program, which means that we never encounter anything outside of our semantic definitions and never run into type or memory errors. We prove progress and preservation in a straightforward way, via induction on the typing rules and the dynamic semantics, giving a brief overview below.

**Lemma 3.1 (Apply Type)**. applyType \( (\tau, \tilde{\alpha}, C, \alpha) \) returns the principal type of an application of a type to zero or more arguments.
$$\Gamma \in \text{Env} = \text{Variable} \rightarrow \text{Type} \quad \sigma \in \text{Substitution} = \text{TypeVar} \rightarrow \text{Type} \quad b \in \text{Bool} = \text{true} + \text{false}$$

### Functions

$$\text{func} : \tau \rightarrow ^+$$

1. $$\tau_{r_1} = \text{makeRigid}(\tau_t) \quad e : \tau_{r_2} \quad \Gamma \vdash \text{princType}(\tau_{r_1}, \tau_{r_2}) = \tau_{r_1}$$
2. $$(\bar{\tau}_{p_1} \rightarrow \tau_{r_1}) = \text{makeRigid}(\bar{\tau}_p \rightarrow \tau_{r_1})$$
3. $$\vec{x} \mapsto \bar{\tau}_{p_1} \quad e : \tau_{r_2} \quad \Gamma \vdash \text{princType}(\tau_{r_1}, \tau_{r_2}) = \tau_{r_1}$$

### Expressions

$$\Gamma \vdash e : \tau$$

1. $$\text{idTy}(\Gamma), id = r_i \quad \alpha = \text{freshGenTV}$$
2. $$\Gamma_i = \Gamma[x_1 \mapsto \alpha]$$

$$\text{let-var} = e : \tau$$

1. $$\Gamma \vdash \text{map}(\text{argTy}(\Gamma), \bar{\tau}_a) = \bar{\tau}_a$$
2. $$\Gamma \vdash \text{applyType}(\tau_{r_1}, \tau_{a_1}, [], \alpha) = \tau_1$$
3. $$\Gamma \vdash \Gamma[x_1 \mapsto \alpha] + e : \tau$$

$$\Gamma \vdash \text{let} \; x_1 = \text{idTy}(\vec{x}) \; \text{in} \; e : \tau$$

1. $$\Gamma(x) = \text{dt} \; \text{com} \mapsto \text{getCons}(\text{dt})$$
2. $$\Gamma \vdash \text{allConsPres}(\text{com}, \vec{x}) = \text{true}$$
3. $$\check{\tau} = \vec{brTypes}(\Gamma, \vec{br}, \text{com})$$

$$\Gamma \vdash \text{princType}(\check{\tau}) = \tau$$

1. $$\Gamma \vdash \text{case} \; x \; \text{of} \; \vec{br} : \tau$$

$$\Gamma(x) = \text{Int} \; \bar{\tau}_a : \vec{br} \in \vec{x}$$

1. $$\Gamma \vdash \text{applyType}(\tau_{r_1}, \tau_{a_1}, \vec{C}, \alpha) =$$
2. $$\check{\tau} = \text{true} \quad \text{unify}(\vec{C})$$
3. $$\bar{\tau}_2 = \text{substitute}(\sigma, \tau_1)$$

where

$$\sigma = \text{unify}(\vec{C})$$

4. $$\Gamma \vdash \text{case} \; x \; \text{of} \; \vec{br} : \tau$$

Provide a detailed explanation of each rule in the typing system and how it relates to the overall semantics of the language. This includes descriptions of the helper functions and how they contribute to the typing process. Include examples of how the rules are applied to specific scenarios within the language. Ensure that the explanation is clear and concise, making use of diagrams if necessary to illustrate key points. The document also includes a proof that demonstrates the correctness of the typing system, as well as a lemma that outlines the progress of functions in the language.
body e is empty). The proof shows Γ ⊢ e : τ, that is, that the function body evaluates to a non-error value of type τ, by induction on the derivation of e and using Lemma 3.1.

**Theorem 3.3 (Progress of Programs).** Let P be a well-typed program composed of a list of datatypes data and functions func. Let (fun main x: ? τ  = e) ∈ → func be the entry point to P where execution begins. Then P either halts and returns a value of type τ ≠ Error, or it continues execution indefinitely.

**Proof.** By Lemma 3.2 and rule `func-params`, we know that `fun main x: ? τ  = e` has type τ (similarly for functions without parameters, using rule `func-ret`). Since a hardware error value of type Error is created when the machine encounters an invalid state during evaluation, and Lemma 3.2 says that a well-typed function does not lead to an invalid state, P returns a value of type τ ≠ Error when it terminates.

## 4 Algorithm for Analysis

As mentioned earlier, the Binary Exclusion Unit (BEU) can be used as a runtime guard, checking programs right before execution when they are loaded into memory, or as a program-time guard, checking programs when they are placed into program storage (flash, NVM, etc.). In either case, checking works the same way: each word of the binary is examined one at a time as it streams through. Central to this process is the embedded Type Reference Table (TRT), which is copied from the binary into the checker’s memory and contains the type information for the binary. This serves as a reference during all stages of the checking process and will be extended during the checking of each function as local variables are introduced. Later, when the BEU arrives at a new function, it consults the function signature, which provides type information for the arguments and the return type of the function. Each instruction in the function is then scanned word-by-word, guaranteeing type safety of each instruction according to the static semantics (Figure 3). Checking can fail at any step of the process: e.g., a function might expect an Integer but is passed a List, or the add function, which expects two Integer arguments, is given three. A single type violation causes the entire program to be rejected. The steps required to check each instruction class are described in more detail below:

**Let** — When a Let instruction is encountered, we first check for special-case operations: applying no arguments to something will always result in the same thing, so we can simply assign the result to that type and do no further checking. Assuming the Let does have arguments, the checker then gets the type of the function and creates an alias of it in a new TRT entry. The point of the alias is to make each type variable unique — e.g., the same type List a (a list of elements of type “a”) used in two places may not be using the same type for “a”, so the separate usages should have separate type variables. In order to allow recursive Let operations, a type variable is assigned to the result of the operation; when all the arguments have been processed, that variable will be set equal to what’s left. The checker goes through each argument, one at a time, and unifies its type with the function’s expected type. This creates a list of constraints that, along with the constraint on the resulting type variable, are checked altogether as the last step. If there are no inconsistencies in the constraint set, the operation was valid, and a new valid type is produced for the local variable.

Because type inference is relatively simple, we chose to forgo type annotations on each function application that indicate the result of the operation. Instead, the checker uses function-local type inference to figure out the return type of each function application. Because function calls (let instructions) make up the majority of the instructions in a binary, the absence of annotations on each one results in much smaller binary sizes for typed binaries.

Special care must be taken in let instructions when the resulting type is a function, and when the function being applied has a function in its return type. The former requires creating a new TRT entry for the function; the latter requires a special “unfolding” routine to begin applying arguments to the function in the return type. Both of these are reasons that the Let section of the hardware checker has so many states (Table 2).

**Case** — Case instructions are much more straightforward. The checker simply saves some type information on what the program is casing on, which is used in later instructions. Specifically, the primary task is to get the type of the scrutinee (the thing being cased on) and save a reference both to the particular variable’s type and the root program datatype (assuming the variable is a constructor, not an integer). For example, this way branches will know that a List was cased on, not a Tuple, and know that the particular variable was a List Int as opposed to a List Char.

**Pattern_literal** branch heads are quite simple: the case head must be an integer, and the value specified in the instruction must be an integer.

**Pattern_con** branch heads are one of the more complex things to check. We have to reconcile the generic type of the indicated pattern (constructor) with the specific type of the variable that we’re matching against. To do this, the checker must get the function type specified in the pattern head, then alias it in a new TRT entry. Then we must generate the constraint that the return type of the function is the same as the type of the scrutinee — this ensures that the type variables in this entry will be constrained to be the same as those in the original scrutinee. Constraints can then be checked, yielding a map with which the variables can be recursively replaced to the correct types. Finally, a pointer is set to where the fields of the constructor begin (if applicable). When we are done, we have direct, usable information on the type of each field in the constructor, which can be used by following instructions.

In addition, we must keep track of which constructors we’ve seen in this case statement; that way, when we get to the end of the Case, we’ll know if all of the constructors of that type were present or not. A Case statement must either contain an else branch or use all constructors of the scrutinee’s type.

## 5 BEU Implementation

At a high level, the BEU is a hardware implementation of a pushdown automaton (PDA) and is structured as a state-machine with explicit support for subroutine calls. While there a numerous bookkeeping structures required, we must take care to access a single structure at a time to ensure we do not create structural hazards. The final analysis hardware is the result of a chain of successive lowerings from a high-level static semantics ending with a concrete
Bouncer: Static Program Analysis in Hardware

ISCA ’19, June 22–26, 2019, Phoenix, AZ, USA

At the bit-level, we see only a sequential series of bytes. Therefore, all type information must be encoded into a single list. To avoid unnecessary complexity, we make all entries in the TRT fixed-width 32-bit words. An entry can be either 1) a program-specified datatype or built-in type\(^1\), or 2) a derived type based on another type. Entries of type 2 can have one or more argument words, which we refer to as “typewords.” “Derived” here means that the entry contains references to other types in the table. This manifests as either a type applied to some type variables or as a function. For example, List is specified as a program datatype with one type variable, then derived type entries can create the types List a, List Int, etc, where a and Int are typewords following the derived type entry.

The second challenge in bringing the typechecker to a low level is dealing with recursive types. Implicitly, types in the system may be arbitrarily nested: for example, one could declare a List of Tuples of Lists of Ints. During the checking process, the hardware typechecker must be able to recursively descend through a type in order to make copies, do comparisons, and validate types. Because of this, the Binary Exclusion Unit cannot be expressed as a simple state machine — a stack is required for recursive operations (and hence the pushdown automaton).

Data structures used in the higher-level checking, like maps, need to be converted to structures native to hardware: they must flattened into a list, which can be stored in memory. In some cases, this requires a linear scan to check for the presence of some elements, such as checking case completeness — but those lists tend to be small, containing just one entry for each constructor of a given datatype. We found that all of the structures could be represented as lists with stack pointers, except in the case of the type variable map used in the recursive replace procedure, which required two lists (one to check for membership in the map, the second with values at the appropriate indices).

To create the control structure of the PDA, we started by implementing a software-level checker, broken into a set of functions implemented with discrete steps, where each step cannot access more than one array in sequence (in hardware, the arrays will become memories, which we do not want strung together in a single cycle). While, given our space constraints, it is difficult to describe the system in detail, the number of states for each part of the analysis is a reasonable proxy for complexity. The resulting state machine has 207 states and they are broken down by purpose in Table 2. We summarize them briefly here, with number of states denoted in parentheses. The initialization stage reads the program and prepares the type table (21 states). Function heads are checked to ensure the argument count matches the provided function signature, and bookkeeping is done to note the types of each argument and the return type (15). Dispatch decides which instruction is executed next and handles saving and restoring state as necessary for Case statements (6). Let (37), Result (3), Case (7), Pattern literal (1), and Pattern con (21) are checked as outlined in Section 4.

Because types can be recursively nested, a type entry in the TRT can reference other types; a set of states is devoted to following this. At the bit-level, we see only a sequential series of bytes. Therefore, all type information must be encoded into a single list. To avoid unnecessary complexity, we make all entries in the TRT fixed-width 32-bit words. An entry can be either 1) a program-specified datatype or built-in type\(^1\), or 2) a derived type based on another type. Entries of type 2 can have one or more argument words, which we refer to as “typewords.” “Derived” here means that the entry contains references to other types in the table. This manifests as either a type applied to some type variables or as a function. For example, List is specified as a program datatype with one type variable, then derived type entries can create the types List a, List Int, etc, where a and Int are typewords following the derived type entry.

The second challenge in bringing the typechecker to a low level is dealing with recursive types. Implicitly, types in the system may be arbitrarily nested: for example, one could declare a List of Tuples of Lists of Ints. During the checking process, the hardware typechecker must be able to recursively descend through a type in order to make copies, do comparisons, and validate types. Because of this, the Binary Exclusion Unit cannot be expressed as a simple state machine — a stack is required for recursive operations (and hence the pushdown automaton).

Data structures used in the higher-level checking, like maps, need to be converted to structures native to hardware: they must flattened into a list, which can be stored in memory. In some cases, this requires a linear scan to check for the presence of some elements, such as checking case completeness — but those lists tend to be small, containing just one entry for each constructor of a given datatype. We found that all of the structures could be represented as lists with stack pointers, except in the case of the type variable map used in the recursive replace procedure, which required two lists (one to check for membership in the map, the second with values at the appropriate indices).

To create the control structure of the PDA, we started by implementing a software-level checker, broken into a set of functions implemented with discrete steps, where each step cannot access more than one array in sequence (in hardware, the arrays will become memories, which we do not want strung together in a single cycle). While, given our space constraints, it is difficult to describe the system in detail, the number of states for each part of the analysis is a reasonable proxy for complexity. The resulting state machine has 207 states and they are broken down by purpose in Table 2. We summarize them briefly here, with number of states denoted in parentheses. The initialization stage reads the program and prepares the type table (21 states). Function heads are checked to ensure the argument count matches the provided function signature, and bookkeeping is done to note the types of each argument and the return type (15). Dispatch decides which instruction is executed next and handles saving and restoring state as necessary for Case statements (6). Let (37), Result (3), Case (7), Pattern literal (1), and Pattern con (21) are checked as outlined in Section 4.

Because types can be recursively nested, a type entry in the TRT can reference other types; a set of states is devoted to following references to find root types as needed (6 states). To handle this, the state machine implements something akin to subroutines. A

---

\(^1\)The Zarf ISA includes integers and an error datatype built-in.
with polymorphic type signatures are, in fact, polymorphic. Without values. Constraint generation takes two type entries and, based on states. Checking were the most complex behaviors, making up most of the work for all types, but in fact only works for integers.

As we developed our software and hardware checkers, we used a software fuzzing technique to generate 200,184 test cases based on prior techniques in program testing [15].

### Table 2: Number of states devoted to the various parts of the Binary Exclusion Unit’s state machine

<table>
<thead>
<tr>
<th>Purpose</th>
<th>Number of States</th>
</tr>
</thead>
<tbody>
<tr>
<td>Initialization</td>
<td>21</td>
</tr>
<tr>
<td>Function signatures</td>
<td>15</td>
</tr>
<tr>
<td>Dispatch</td>
<td>6</td>
</tr>
<tr>
<td>Let checking</td>
<td>37</td>
</tr>
<tr>
<td>Return checking</td>
<td>3</td>
</tr>
<tr>
<td>Case checking</td>
<td>7</td>
</tr>
<tr>
<td>Literal pattern checking</td>
<td>1</td>
</tr>
<tr>
<td>Constructor pattern checking</td>
<td>21</td>
</tr>
<tr>
<td>Following references</td>
<td>6</td>
</tr>
<tr>
<td>Type variable (TV) counting</td>
<td>12</td>
</tr>
<tr>
<td>Recursive TV replacement</td>
<td>12</td>
</tr>
<tr>
<td>Recursive TV aliasing</td>
<td>26</td>
</tr>
<tr>
<td>Generating constraints</td>
<td>19</td>
</tr>
<tr>
<td>Checking constraints</td>
<td>21</td>
</tr>
<tr>
<td><strong>Total</strong></td>
<td><strong>207</strong></td>
</tr>
</tbody>
</table>

The hardware state analysis we developed has a variety of states governing when it is active, how it initializes, and so on. An important point of this paper is the non-bypassability of these checks, but we need to know that some sequence of inputs cannot be given to the checker that causes outputs to write to memory that have not been checked by analysis. To solve this problem, we can create an assertion and employ the Z3 SMT solver [13] to check it for us. Z3 is well-suited to our task because of its ability to represent logical constructs and solve propositional queries. In addition, because we can directly represent the circuit in Z3 at the logic level (gates), we do not have to operate at higher levels of abstraction and risk the proof not holding for the real hardware.

We actually translate our entire analysis circuit into a large Z3 expression. Then, we add two constraints: the first says that, at some point in the operation of the circuit, it output the “passed” (meaning well-typed) signal, while the second says that at no point did the hardware enter the checking states. If the conjunction of the expressions is unsatisfiable, there is no way to get a “pass” signal without undergoing checking (and the program will never be loaded if it fails checking). Around 30 of the states deal with program loading, initialization, etc., and perform no checking; our proof guards against, for example, situations in which some clever manipulation of the state machine moves it from initialization directly to passing, or otherwise manages to circumvent the checking behavior of the state machine.

In the most direct strategy, we use the built-in bitvec Z3 type for wires in the circuit, with gates acting as logical operations on those bitvectors. Memories are represented as arrays. Arrays in Z3 are unbounded, but because we address the array with a bitvector, there is an implicit bound enforced that makes the practical array non-infinite.

A straightforward approach to handling sequential operation of the analysis is to duplicate the circuit once for each cycle we wish to explore. The cycle number is appended to the name of each variable to ensure they are unique. Obviously, because the entire circuit is duplicated for each cycle, this method does not scale well — both in terms of memory usage and the time it takes to determine satisfiability. Checking non-bypassability for numbers of cycles up to 32 took under 2 minutes and used less than 1 GB of RAM.
Checking for 64 cycles used almost 16 GB and did not terminate within four days.

To make the SMT query approach scalable, we employ Z3’s theory of arrays. Instead of representing each wire as a bitvector, duplicated once for each cycle, we represent it as an array mapping integers to bitvectors: the integer index indicates the cycle, while the value at the index is the value the wire takes in that cycle. There is then one array for each wire in the circuit, and one array of arrays for each memory in the circuit (the first array represents the memory in each cycle, while the internal array gives the state of the memory in that cycle). Logical expression (gates) can then be represented as universal quantifiers over the arrays. For example, an AND expression might look like, ForAll(i, wire3[i] == wire1[i] & wire2[i]). This constrains the value of wire3 for all cycles. Sequential operations are easy; simply referring to the previous index where necessary for register operations, e.g. ForAll(i, reg1[i] == reg1_input[i-1]). To bound the number of cycles, we add constraints to each universal quantifier that i is always less than the bound; this prevents Z3 from trying to reason about the circuit for steps beyond i.

Solving satisfiability with arrays took under two minutes and under one GB of RAM, no matter what bound we placed on the cycle count — in fact, even when unbounded, Z3 was still able to demonstrate our hardware analysis bypassability assertion was unsatisfiable — i.e., the circuit is non-bypassable.

7 EVALUATION

7.1 Checking Benchmarks

To understand if real-world programs can be efficiently typed and checked with our system, we implement a subset of the benchmarks from MiBench [17]. These tended to be much longer and more complex programs when compared to the randomly-generated ones. While the fuzzer’s programs averaged 50-65 instructions per program, the embedded benchmarks range from 500 to over 7,000 and represent code structures drawn from real-world applications, such as hashes, error detection, sorting, and IP lookup. In addition to the MiBench programs, a standard library of functions was checked, as well as a synthetic program combining all the other programs (to see the characteristics of longer programs).

Figure 5 shows how long typechecking took for the benchmark programs as a function of their code size. A linear trend is clearly visible for most of the programs, but one stands out from the pack: the CRC32 error detection function. The default CRC32 implementation is, in fact, a pathological case for our checking method as it is dominated by a single large function in the program. This function constructs a lookup table used elsewhere and is fully unrolled in the code. No other benchmark had a function nearly as large. The typecheck algorithm, while linear in program length (it checks in a single pass), is quadratic in function length and type complexity

This insight not only explains the anomalous behavior of the initial CRC32 program, but provides a clear solution: break up the large function.

We test this hypothesis by breaking up CRC32 and re-checking it. While the task of breaking up a function in a traditional imperative programming language is complicated by the large amounts of global and implicit state, and would be even harder to perform at level of assembly, in a pure functional environment every piece of state is explicit. This makes the process not only easier, but even possible to fully automate. When we look at CRC32 specifically, the state, passed directly from one instruction to the next for table composition, can be captured in a single argument. We perform this transformation on our CRC32 program to break table construction across 26 single-argument functions, producing the CRC-short data point in the graphs in Figure 5. It still stands slightly above average because the table-construction functions are still above the average function length; recursively applying the breaking procedure could easily reduce the gap further.

While function length is an important aspect of checking time, with some care it can be effectively managed, and in the end all of the programs examined can be statically analyzed in hardware at a rate greater than 1 instruction per 100 cycles. This rate is more than fast enough to allow checking to happen at software-update-time, and could perhaps even be used at load-time, depending on the sensitivity of the application to startup latency.

7.2 Practical Application to an ICD

In addition to the benchmarks described above, we additionally provide results for a complete embedded medical application that was typed and checked; specifically, an ICD, or implantable cardioverter-defibrillator[7]. The ICD code was the largest single program examined (only the synthetic, combined program was larger). Its complexity required the use of multiple cooperating coroutines, managed by a small microkernel that handled scheduling and communication. Despite its length and complexity, it had the best typecheck characteristics of any of our test programs, with its cycles-per-instruction figure falling just below the average at 55.2. The process of adding types to the application was relatively simple, taking approximately 2 hours by hand.

Since the ICD represents the largest and most complex program, as well as the exact type of program the BEU is designed to protect, we attempt to introduce a set of errors in the program to demonstrate the ability of the BEU to ensure integrity and security. Some of the errors are designed to crash the program; some are designed to hijack control flow; others are designed to read privileged data. The list of attempted attacks and how the BEU caught them are shown in Table 3.

In an unchecked system, passing an invalid function argument, writing past the end of an object, and passing an invalid number of function arguments could all lead to undefined behavior or system crashes. While past work could establish that a specific piece of code would not do these things independent of the device, this work establishes these properties for the device itself, applying to all programs that can potentially execute — it is simply impossible to load a binary that will allow these errors to manifest. To establish that this was indeed the case, Table 3 shows the result of our attempts to produce these behaviors: a type error, a function application error, and an undersaturated call error, respectively. Reading past the end

---

[3]An ICD is a device planted in a patient’s chest cavity, which monitors the heart for life-threatening arrhythmias. In the case one is detected, a series of pacing shocks are administered to the heart to restore a safe rhythm.
Figure 5: BEU evaluation for a set of sample programs drawn from MiBench, an embedded benchmark suite. For most programs, complete binary checking will take 150-160 cycles per instruction. LEFT: Time for hardware checker to complete, in cycles, as a function of the input program’s file size. RIGHT: The same checking time, divided over the number of instructions in each program. Though the stock CRC32 has the longest typecheck time, an automatic procedure can modify the program to lower the checking time while preserving program semantics, noted as CRC-short.

<table>
<thead>
<tr>
<th>Attempted Attack</th>
<th>Result</th>
</tr>
</thead>
<tbody>
<tr>
<td>Binary that reads past the end of an object to access arbitrary memory</td>
<td>Hardware refuses to load binary due to type error 'field count mismatch'</td>
</tr>
<tr>
<td>Binary that passes an argument to a function of the wrong type to cause unexpected behavior</td>
<td>Hardware refuses to load binary due to type error 'not expected type'</td>
</tr>
<tr>
<td>Binary that writes past the end of an object to corrupt memory</td>
<td>Hardware refuses to load binary due to application on non-function type</td>
</tr>
<tr>
<td>Binary that passes too few arguments to a function to attempt to corrupt the stack</td>
<td>Hardware refuses to load binary due to 'undersaturated call'</td>
</tr>
<tr>
<td>Binary that uses an invalid branch head to try and make arbitrary jump</td>
<td>Hardware refuses to load binary due to type error 'branch type mismatch'</td>
</tr>
<tr>
<td>Binary that jumps past the end of a case statement to enable creation of ROP gadgets</td>
<td>Hardware refuses to load binary due to 'invalid branch target'</td>
</tr>
<tr>
<td>Jump past the end of a function to create ROP gadgets</td>
<td>Hardware refuses to load binary due 'invalid branch target'</td>
</tr>
</tbody>
</table>

Table 3: A list of some of the erroneous code that may be present in a binary (tested in our ICD application) and how the BEU identifies it as an error. Some of these errors, such as reading off the end of an object, writing beyond the end of an object, and jumping to arbitrary code points, are sufficient to thwart common attacks, like buffer overflow and ROP.

7.3 Synthesis Results

Synthesized with Yosys, the hardware typechecker logic uses 21,285 cells (of which 829 are D Flip Flops, the equivalent of approximately 26 32-bit registers). Mapped to the open-source VSC 130nm library, it is .131 mm², with a clock rate of 140.8 MHz. Scaled to 32nm, it is approximately .0079 mm². As an addition to an embedded system or SoC, it provides only a tiny increase in chip area, and requires no power at run-time (having already checked the loaded program).

Assuming the checker can use the system memory, it requires no additional memory blocks; if not, it needs a memory space at least as large as the input binary type information, and space linear in the size of the program’s functions.

The worst-case checking rate was 301 cycles per instruction for a pathological program; even a program of 450,000 lines with worst-case checking performance can be checked in under a second at the computed clock speed of 140 MHz on 130nm.

8 RELATED WORK

Typed Assembly

When dealing with typed assembly, the most prominent works are TAL [22] and its extensions TALx86 [10], DTAL [27], STAL [21], and TALT [9]. In TAL, they demonstrate the ability to safely convert high-level languages based on System F (e.g. ML) into a typed target assembly language, maintaining type information through the entire compilation process. Their target typed assembly provides several high-level abstractions like integers, tuples, and code labels, as well as type constructors for building new abstractions.

TALx86 is a version of IA32, extending TAL to handle additional basic type constructors (like records and sums), recursive types, arrays, and higher-order type constructors. They use dependent types to better support arrays; the size of an array becomes part of its type, and they introduce singleton types to track integer values of arbitrary registers or memory words. TAL provides a way to
ensure that high-level properties like type- and memory-safety are preserved after compiler transformations and optimizations have taken place.

Unlike TAL, our type system was co-designed with hardware checking in mind — a distinction that greatly impacts the type system design. It allows for binary encoding of types and empowers the target machine, rather than the program authors, to decide if a program is malformed. TAL requires a complex, compile-time software typechecker, as opposed to our small, load-time hardware checker. Our type system operates on an actual machine binary and not an intermediate language.

The eventual target of TALx86 is untyped assembly code (assembled by their MASM assembler into x86). The types are not carried in the binary and are not visible to the device that ultimately runs the code. Though useful, a device cannot trust that the program it has been given has been vetted; therefore, bad binaries can still run on TAL’s target machines.

Our work’s most significant contribution, the Binary Exclusion Unit (BEU), overcomes this problem. The BEU, a hardware type-checker for the system capable of rejecting malformed programs, is an integral, non-bypassable part of the machine; if typechecking fails, execution cannot begin. To our knowledge, this is the only hardware module that performs typechecking on binary programs. We leave expansion of the BEU to other ISAs for future work, but note that the complexity of the TAL type system indicates that a hardware implementation would be significantly more work and overhead on an imperative ISA.

**Architecture and Programming Languages**

In SAFE [2], the authors develop a machine design that dynamically tracks types at the hardware level. Using these types along with hardware tags assigned to each word, their system works to prove properties about information-flow control and non-interference. They claim that the generic architecture of their system could facilitate efforts related to memory and control-flow safety in further work.

There has also been important work in binary analysis, which seeks to recover information from arbitrary binaries to make sound and useful observations. For example, Code Surfer [3] is a tool that analyzes executables to observe run-time and memory usage patterns and determine whether a binary may be malicious. Work on binary type reconstruction in particular seeks to recover type information from binaries. In one work [19], they recover high-level C types from binaries via a conservative inference-based algorithm. In Retypd [25], Noonan et al. develop a technique for inferring complex types from binaries, including polymorphic and recursive structures, as well as pointer, subtyping, and type qualifier information. Caballero et al. [5] provide a survey of the many approaches to binary type inference and reconstruction.

Static safety via on-card bytecode verification in a JavaCard [6] is an interesting line of work with a similar goal to our approach. However, a hardware implementation can be verified non-bypassable in a way that is much harder to guarantee for software. The Java type system is known to both violate safety [1, 8] and be undecidable [16] which makes it a far more difficult target for static analysis and, we would argue, nearly impossible to implement in hardware directly.

At the intersection of hardware and functional programming, previous works have synthesized hardware directly from high-level Haskell programs [28], even incorporating pipelined dataflow parallelism [26]. Run-time solutions to help enforce memory management for C programs have been proposed at the software level [24], as well as in hardware-enforced implementations [14, 23]; these provide run-time, rather than static, checks.

Other work has used formal methods to find and enforce properties at the hardware level to help ensure hardware and software security [29], while others have shown the effectiveness of hardware-software co-analysis for exploring and verifying information flow properties in IoT software [7].

**9 CONCLUSION**

While the micro-controller design in this paper might be an extremely non-traditional example, going so far as to have proofs of the properties that hold and rejecting non-conforming programs outright, it opens the door to other work that limits hardware functionality in meaningful and helpful ways without entirely giving up programmability. The result of our effort is a Binary Exclusion Unit that can easily fit into embedded systems or perhaps even serve as an element in a heterogeneous system-on-chip, providing a hardware-based solution that cannot be circumvented by software. Our approach prevents all malformed binaries from ever being loaded (let alone run), and ensures that all code loaded onto the machine is free from memory errors, type errors, and erroneous control flow. It requires neither special keys/attestation nor trust in any part of the system stack (a size zero TCB), providing its guarantees with static checks alone (no dynamic run-time checking is needed).

This approach has many non-traditional moving parts, from the function-oriented microprocessor at its heart, to the higher-level instruction set semantics, to the engine that performs static analysis in hardware. Rather than work on an architecture simulator, we built both the processor and the hardware checking engine in RTL, both to provide synthesis results and to demonstrate the feasibility of actually building such a thing. We have proofs of correctness for our approach at the algorithm level and gate-level proofs of non-bypassability. We coded and typed not just a set of benchmarks, but also a more complete medical application, which we then tried to break in order to show that such an approach works in practice as well as in theory. The final design is surprisingly small, taking no more than .0079 mm², and is capable of performing our static analysis on binaries at an average throughput of around 60 cycles per instruction. We believe this is the first time any binary static analysis has been implemented in the machine hardware, and we think it opens an interesting new door for exploration where properties of the software running on a physical platform are enforced by the platform itself.

**Acknowledgements**

We’d like to thank the anonymous reviewers for their invaluable feedback in getting this paper to where it is.

This material is based upon work supported by the National Science Foundation under Grants No. 1740352, 1730309, 1717779, 1563935, 1350690, and a gift from Cisco Systems.
REFERENCES


