Chapter 2

Parallel Architecture, Software And Performance
Roadmap

- Parallel hardware
- Parallel software
- Input and output
- Performance
- Parallel program design
<table>
<thead>
<tr>
<th>SISD</th>
<th>(SIMD)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Single instruction stream</td>
<td>Single instruction stream</td>
</tr>
<tr>
<td>Single data stream</td>
<td>Multiple data stream</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>MISD</th>
<th>(MIMD)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Multiple instruction stream</td>
<td>Multiple instruction stream</td>
</tr>
<tr>
<td>Single data stream</td>
<td>Multiple data stream</td>
</tr>
</tbody>
</table>
SIMD

- Parallelism achieved by dividing data among the processors.
  - Applies the same instruction to multiple data items.
  - Called data parallelism.

```
for (i = 0; i < n; i++)
  x[i] += y[i];
```
SIMD

• What if we don’t have as many ALUs (Arithmetic Logic Units) as data items?
• Divide the work and process iteratively.
• Ex. $m = 4$ ALUs (arithmetic logic unit) and $n = 15$ data items.

<table>
<thead>
<tr>
<th>Round</th>
<th>ALU₁</th>
<th>ALU₂</th>
<th>ALU₃</th>
<th>ALU₄</th>
</tr>
</thead>
</table>
SIMD drawbacks

• All ALUs are required to execute the same instruction, or remain idle.
  ▪ In classic design, they must also operate synchronously.
  ▪ The ALUs have no instruction storage.

• Efficient for large data parallel problems, but not flexible for more complex parallel problems.
Vector Processors

• Operate on vectors (arrays) with vector instructions
  ▪ conventional CPU’s operate on individual data elements or scalars.

• Vectorized and pipelined functional units.
  ▪ Use vector registers to store data
  ▪ Example:
    – Instruction execution
      ▪ Read instruction and decode it
      ▪ Fetch these 10 A numbers and 10 B numbers
      ▪ Add them and save results.
Vector processors – Pros/Cons

• **Pros**
  - Fast. Easy to use.
  - Vectorizing compilers are good at identifying code to exploit.
    - Compilers also can provide information about code that cannot be vectorized.
    - Helps the programmer re-evaluate code.
  - High memory bandwidth. Use every item in a cache line.

• **Cons**
  - Don’t handle irregular data structures well
  - Limited ability to handle larger problems (scalability)
Graphics Processing Units (GPU)

- Real time graphics application programming interfaces or API’s use points, lines, and triangles to internally represent the surface of an object.

- A graphics processing pipeline converts the internal representation into an array of pixels that can be sent to a computer screen.
  - Several stages of this pipeline (called shader functions) are programmable.
  - Typically just a few lines of C code.
GPUs

- Shader functions are also implicitly parallel, since they can be applied to multiple elements in the graphics stream.

- GPU’s can often optimize performance by using SIMD parallelism.
  - The current generation of GPU’s use SIMD parallelism.
  - Although they are not pure SIMD systems.

- Market shares:
  Intel: 62% NVIDIA 17%, AMD. 21%
MIMD

• Supports multiple simultaneous instruction streams operating on multiple data streams.
• Typically consist of a collection of fully independent processing units or cores, each of which has its own control unit and its own ALU.
• Types of MIMD systems
  ▪ Shared-memory systems
    – Most popular ones use multicore processors.
      ▪ (multiple CPU’s or cores on a single chip)
  ▪ Distributed-memory systems
    – Computer clusters are the most popular
Shared Memory System

- Each processor can access each memory location.
  - The processors usually communicate implicitly by accessing shared data structures
  - Two designs: UMA (Uniform Memory Access) and NUMA (Non-uniform Memory Access)
Time to access all the memory locations will be the same for all the cores.
AMD 8-core CPU Bulldozer
A memory location a core is directly connected to can be accessed faster than a memory location that must be accessed through another chip.

Figure 2.6
Distributed Memory System

- **Clusters (most popular)**
  - A collection of commodity systems.
  - Connected by a commodity interconnection network.
Clustered Machines at a Lab and a Datacenter
Interconnection networks

• Affects performance of both distributed and shared memory systems.

• Two categories:
  ▪ Shared memory interconnects
  ▪ Distributed memory interconnects
Shared memory interconnects: Bus

- Parallel communication wires together with some hardware that controls access to the bus.
- As the number of devices connected to the bus increases, contention for shared bus use increases, and performance decreases.
Shared memory interconnects: Switched Interconnect

- Uses switches to control the routing of data among the connected devices.

- **Crossbar** – Allows simultaneous communication among different devices.
  - Faster than buses. But higher cost.
Distributed memory interconnects

• Two groups
  - Direct interconnect
    - Each switch is directly connected to a processor memory pair, and the switches are connected to each other.
  - Indirect interconnect
    - Switches may not be directly connected to a processor.
Direct interconnect

(a) ring

(b) 2D torus (toroidal mesh)
Direct interconnect: 2D Mesh vs 2D Torus

2D mesh

2D torus

3D mesh
How to measure network quality?

• **Bandwidth**
  - The rate at which a link can transmit data.
  - Usually given in megabits or megabytes per second.

• **Bisection width**
  - A measure of “number of simultaneous communications” between two subnetworks within a network
  - The minimum number of links that must be removed to partition the network into two equal halves
    - 2 for a ring
  - Typically divide a network by a line or plane (bisection cut)
More definitions on network performance

• Any time data is transmitted, we’re interested in how long it will take for the data to reach its destination.

• Latency
  ▪ The time that elapses between the source’s beginning to transmit the data and the destination’s starting to receive the first byte.
  ▪ Sometime it is called *startup cost*.

• Bandwidth
  ▪ The rate at which the destination receives data after it has started to receive the first byte.
Network transmission cost

Message transmission time = $\alpha + m \beta$

Typical latency/startup cost: 2 microseconds ~ 1 millisecond
Typical bandwidth: 100 MB ~ 1GB per second
Bisection width vs Bisection bandwidth

• **Example of bisection width**

  ![Bisection example](image)

  - *bisection cut*

• **Bisection bandwidth**
  - Sum bandwidth of links that cut the network into two equal halves.
  - Choose the minimum one.
A bisection of a 2D torus with p nodes: \( 2 \sqrt{p} \)
Fully connected network

- Each switch is directly connected to every other switch.

\[ \text{bisection width} = \frac{p^2}{4} \]

Figure 2.11
Hypercube

- Built inductively:
  - A one-dimensional hypercube is a fully-connected system with two processors.
  - A two-dimensional hypercube is built from two one-dimensional hypercubes by joining “corresponding” switches.
  - Similarly a three-dimensional hypercube is built from two two-dimensional hypercubes.

To construct an $n$-dimensional cube, copy an $(n-1)$-dimensional cube, then connect corresponding nodes in the original and the new.
Figure 2.12

(a) one-dimensional

(b) two-dimensional

(c) three-dimensional
Indirect interconnects

• Simple examples of indirect networks:
  ▪ Crossbar
  ▪ Omega network

• A generic indirect network
Crossbar indirect interconnect

Figure 2.14
An omega network

Figure 2.15
Commodity Computing Clusters

- Use already available computing components
  - Commodity servers, interconnection network, & storage
  - Less expensive while Upgradable with standardization
- Great computing power at low cost
Typical network for a cluster

- 40 nodes/rack, 1000-4000 nodes in cluster
- 1 Gbps bandwidth in rack, 8 Gbps out of rack
- Node specs:
  8-16 cores, 32 GB RAM, 8 × 1.5 TB disks
Layered Network in Clustered Machines

- A layered example from Cisco: core, aggregation, the edge or top-of-rack switch.

A Maryland cluster couples CPUs, GPUs, displays, and storage.

Applications in visual and scientific computing
Cloud Computing with Amazon EC2

- **On-demand elastic computing**
  - Allocate a Linux or windows cluster only when you need.
  - Pay based on time usage of computing instance/storage
  - Expandable or shrinkable
Usage Examples with Amazon EC2

• A 32-node, 64-GPU cluster with 8TB storage
  • Each node is a AWS computing instance extended with 2 Nvidia M2050 GPUs, 22 GB of memory, and a 10Gbps Ethernet interconnect.
  • $82/hour to operate (based on Cycle Computing blog)
    • Annual cost example: 82*8*52=$34,112
  • Otherwise: ~$150+K to purchase + annual datacenter cost.
• Another example from Cycle Computing Inc
  • Run 205,000 molecule simulation with 156,000 Amazon cores for 18 hours -- $33,000.
Cache coherence

• Programmers have no control over caches and when they get updated.
• Hardware makes cache updated cache coherently
  • Snooping bus
  • Directory-based
Cache coherence issue

\[ x = 2; /* shared variable */ \]

<table>
<thead>
<tr>
<th>Time</th>
<th>Core 0</th>
<th>Core 1</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>( y^0 = x; )</td>
<td>( y^1 = 3 \times x; )</td>
</tr>
<tr>
<td>1</td>
<td>( x = 7; )</td>
<td>Statement(s) not involving ( x )</td>
</tr>
<tr>
<td>2</td>
<td>Statement(s) not involving ( x )</td>
<td>( z^1 = 4 \times x; )</td>
</tr>
</tbody>
</table>

\( y^0 \) eventually ends up = 2  
\( y^1 \) eventually ends up = 6

\( z^1 \) = 4\times7 or 4\times2?
Snooping Cache Coherence

- All cores share a bus.
- When core 0 updates the copy of x stored in its cache it also broadcasts this information across the bus.
- If core 1 is “snooping” the bus, it will see that x has been updated and it can mark its copy of x as invalid.
The burden is on software

• Hardware and compilers can keep up the pace needed.
• From now on…
  ▪ In shared memory programs:
    – Start a single process and fork threads.
    – Threads carry out tasks.
  ▪ In distributed memory programs:
    – Start multiple processes.
    – Processes carry out tasks.
A SPMD program consists of a single executable that can behave as if it were multiple different programs through the use of conditional branches.

```plaintext
if (I’m thread/process i)
    do this;
else
    do that;
```

- Shared memory machines $\rightarrow$ threads (or processes)
- Distributed memory machines $\rightarrow$ processes
Challenges: Nondeterminism of execution order

printf ( "Thread %d > my_val = %d\n" ,
        my_rank , my_x ) ;

Execution 1:

Thread 1 > my_val = 19
Thread 0 > my_val = 7

Execution 2:

Thread 0 > my_val = 7
Thread 1 > my_val = 19
Two options for I/O

- Option 1:
  - In distributed memory programs, only process 0 will access `stdin`.
  - In shared memory programs, only the master thread or thread 0 will access `stdin`.

- Option 2:
  - all the processes/threads can access `stdout` and `stderr`.

Because of the indeterminacy of the order of output to `stdout`, in most cases only a single process/thread will be used for all output to `stdout` other than debugging output.
• Debug output should always include the rank or id of the process/thread that’s generating the output.

• Only a single process/thread will attempt to access any single file other than `stdin`, `stdout`, or `stderr`. So, for example, each process/thread can open its own, private file for reading or writing, but no two processes/threads will open the same file.

• `fflush(stdout)` may be necessary to ensure output is not delayed when order is important.
  - `printf("hello \n"); fflush(stdout);`
PERFORMANCE
Speedup

- Number of cores = p
- Serial run-time = $T_{\text{serial}}$
- Parallel run-time = $T_{\text{parallel}}$

If linear speedup

$$T_{\text{parallel}} = \frac{T_{\text{serial}}}{p}$$
Speedup of a parallel program

\[ S = \frac{T_{\text{serial}}}{T_{\text{parallel}}} \]
Speedup Graph Interpretation

- **Linear speedup**
  - Speedup proportionally increases as \( p \) increases

- **Perfect linear speedup**
  - Speedup \( = p \)

- **Superlinear speedup**
  - Speedup \( > p \)
  - It is not possible in theory.
  - It is possible in practice
    - Data in sequential code does not fit into memory.
    - Parallel code divides data into many machines and they fit into memory.
Efficiency of a parallel program

\[ E = \frac{\text{Speedup}}{p} = \frac{T_{\text{serial}}}{T_{\text{parallel}}} = \frac{T_{\text{serial}}}{p \cdot T_{\text{parallel}}} \]

Measure how well-utilized the processors are, compared to effort wasted in communication and synchronization.

Example:

<table>
<thead>
<tr>
<th>( p )</th>
<th>1</th>
<th>2</th>
<th>4</th>
<th>8</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>( S )</td>
<td>1.0</td>
<td>1.9</td>
<td>3.6</td>
<td>6.5</td>
<td>10.8</td>
</tr>
<tr>
<td>( E = \frac{S}{p} )</td>
<td>1.0</td>
<td>0.95</td>
<td>0.90</td>
<td>0.81</td>
<td>0.68</td>
</tr>
</tbody>
</table>
Typical speedup and efficiency of parallel code.
### Impact of Problem Sizes on Speedups and Efficiencies

<table>
<thead>
<tr>
<th></th>
<th></th>
<th>1</th>
<th>2</th>
<th>4</th>
<th>8</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>$p$</td>
<td>1.0</td>
<td>1.9</td>
<td>3.1</td>
<td>4.8</td>
<td>6.2</td>
</tr>
<tr>
<td>Half</td>
<td>$S$</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>$E$</td>
<td>1.0</td>
<td>0.95</td>
<td>0.78</td>
<td>0.60</td>
<td>0.39</td>
</tr>
<tr>
<td>Original</td>
<td>$S$</td>
<td>1.0</td>
<td>1.9</td>
<td>3.6</td>
<td>6.5</td>
<td>10.8</td>
</tr>
<tr>
<td></td>
<td>$E$</td>
<td>1.0</td>
<td>0.95</td>
<td>0.90</td>
<td>0.81</td>
<td>0.68</td>
</tr>
<tr>
<td>Double</td>
<td>$S$</td>
<td>1.0</td>
<td>1.9</td>
<td>3.9</td>
<td>7.5</td>
<td>14.2</td>
</tr>
<tr>
<td></td>
<td>$E$</td>
<td>1.0</td>
<td>0.95</td>
<td>0.98</td>
<td>0.94</td>
<td>0.89</td>
</tr>
</tbody>
</table>
Problem Size Impact on Speedup and Efficiency

- Half size
- Original
- Double size

Graph showing the impact of problem size on speedup and efficiency. The x-axis represents the number of processes, and the y-axis represents speedup and efficiency. The graph compares the performance of half size, original, and double size problems across different process counts.
Strongly scalable

- If we increase the number of processors (processes/threads), efficiency is fixed without increasing problem size. This solution is *strongly scalable*.

- **Ex.**
  - Seq = $n^2$  
  - PT = $(n+n^2)/p$
  - Efficiency = $n^2/(n^2 + n)$

- **Not strongly scalable:**
  - PT = $n+n^2/p$
  - Efficiency = $n^2/(n^2 + np)$
Weak Scalable

- Efficiency is fixed when increasing the problem size at the same rate as increasing the number of processors, the solution is *weakly scalable*.
  - Ex. Seq = $n^2$  PT = $n+\frac{n^2}{p}$
  - Efficiency = $\frac{n^2}{(n^2 + np)}$

- Increase problem size and #processors by $k$
- $(kn)^2/((kn)^2 + knkp) = \frac{n^2}{(n^2 + np)}$
Amdahl Law: Limitation of Parallel Performance

- Unless virtually all of a serial program is parallelized, the possible speedup is going to be limited — regardless of the number of cores available.
Example of Amdahl’s Law

• Example:
  • We can parallelize 90% of a serial program.
  • Parallelization is “perfect” regardless of the number of cores $p$ we use.
  • $T_{\text{serial}} = 20$ seconds
  • Runtime of parallelizable part is $0.9 \times T_{\text{serial}} / p = 18 / p$
  • Runtime of “unparallelizable” part is $0.1 \times T_{\text{serial}} = 2$

Overall parallel run-time is
• $T_{\text{parallel}} = 0.9 \times T_{\text{serial}} / p + 0.1 \times T_{\text{serial}} = 18 / p + 2$
Example (cont.)

• **Speed up**

\[ S = \frac{T_{\text{serial}}}{0.9 \times T_{\text{serial}} / p + 0.1 \times T_{\text{serial}}} = \frac{20}{18 / p + 2} \]

• **S < 20/2 = 10**
How to measure sequential and parallel time?

• What time?
  ▪ CPU time vs wall clock time

• A program segment of interest?
  ▪ Setup startup time
  ▪ Measure finish time
double start, finish;
...
start = Get_current_time();
/* Code that we want to time */
...
finish = Get_current_time();
printf("The elapsed time = %e seconds\n", finish - start);

Example function

MPI_Wtime() in MPI

gettimeofday() in Linux
private double start, finish;
...
start = Get_current_time();
/* Code that we want to time */
...
finish = Get_current_time();
printf("The elapsed time = %e seconds\n", finish - start);
Measure parallel time with a barrier

```c
shared double global_elapsed;
private double my_start, my_finish, my_elapsed;
...
/* Synchronize all processes/threads */
Barrier();
my_start = Get_current_time();

/* Code that we want to time */
...
my_finish = Get_current_time();
my_elapsed = my_finish - my_start;

/* Find the max across all processes/threads */
global_elapsed = Global_max(my_elapsed);
if (my_rank == 0)
    printf("The elapsed time = %e seconds\n", global_elapsed);
```
PARALLEL PROGRAM DESIGN
Foster’s methodology: 4-stage design

1. **Partitioning**: divide the computation to be performed and the data operated on by the computation into small tasks.

The focus here should be on identifying tasks that can be executed in parallel.
2. Communication:
   - Identify dependence among tasks
   - Determine inter-task communication
3. **Agglomeration or aggregation**: combine tasks and communications identified in the first step into larger tasks.
   - Reduce communication overhead $\Rightarrow$ Coarse grain tasks
   - May reduce parallelism sometime
4. **Mapping**: assign the composite tasks identified in the previous step to processes/threads.

This should be done so that communication is minimized, and each process/thread gets roughly the same amount of work.
Concluding Remarks (1)

• Parallel hardware
  ▪ Shared memory and distributed memory architectures
  ▪ Network topology for interconnect

• Parallel software
  ▪ We focus on software for homogeneous MIMD systems, consisting of a single program that obtains parallelism by branching.
  ▪ SPMD programs.
Concluding Remarks (2)

• Input and Output
  ▪ One process or thread can access stdin, and all processes can access stdout and stderr.
    – However, because of nondeterminism, except for debug output we’ll usually have a single process or thread accessing stdout.

• Performance
  ▪ Speedup/Efficiency
  ▪ Amdahl’s law
  ▪ Scalability

• Parallel Program Design
  ▪ Foster’s methodology